
Daniel St Cyr
Examiner (ID: 6316, Phone: (571)272-2407 , Office: P/2876 )
| Most Active Art Unit | 2876 |
| Art Unit(s) | 2876 |
| Total Applications | 2424 |
| Issued Applications | 1851 |
| Pending Applications | 196 |
| Abandoned Applications | 406 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15625383
[patent_doc_number] => 20200083096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => Barrier Layer Formation for Conductive Feature
[patent_app_type] => utility
[patent_app_number] => 16/680880
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680880
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680880 | Barrier layer formation for conductive feature | Nov 11, 2019 | Issued |
Array
(
[id] => 17107381
[patent_doc_number] => 11127607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Heat processing system
[patent_app_type] => utility
[patent_app_number] => 16/680446
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3297
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680446
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680446 | Heat processing system | Nov 10, 2019 | Issued |
Array
(
[id] => 18416090
[patent_doc_number] => 11670639
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-06
[patent_title] => Flexible display substrate and preparation method thereof
[patent_app_type] => utility
[patent_app_number] => 16/627366
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3251
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16627366
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/627366 | Flexible display substrate and preparation method thereof | Nov 7, 2019 | Issued |
Array
(
[id] => 16272620
[patent_doc_number] => 20200274108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => DISPLAY DEVICE INCLUDING ELECTROLUMINESCENCE ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/678229
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22172
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678229
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678229 | Display device including electroluminescence element | Nov 7, 2019 | Issued |
Array
(
[id] => 16432925
[patent_doc_number] => 10833022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Structure and method to improve overlay performance in semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/654354
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5677
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16654354
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/654354 | Structure and method to improve overlay performance in semiconductor devices | Oct 15, 2019 | Issued |
Array
(
[id] => 17638211
[patent_doc_number] => 11348946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Display panel and display module
[patent_app_type] => utility
[patent_app_number] => 16/634149
[patent_app_country] => US
[patent_app_date] => 2019-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4745
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16634149
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/634149 | Display panel and display module | Sep 28, 2019 | Issued |
Array
(
[id] => 17949211
[patent_doc_number] => 20220336230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => INTERPOSER, MANUFACTURING METHOD THEREFOR, AND CIRCUIT BOARD ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 17/764262
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4357
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17764262
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/764262 | Interposer, manufacturing method therefor, and circuit board assembly | Sep 26, 2019 | Issued |
Array
(
[id] => 16765609
[patent_doc_number] => 20210111191
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/651411
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7864
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16651411
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/651411 | Array substrate and manufacturing method thereof, and display device | Sep 26, 2019 | Issued |
Array
(
[id] => 16502551
[patent_doc_number] => 10867949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Substrate design for semiconductor packages and method of forming same
[patent_app_type] => utility
[patent_app_number] => 16/573064
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 34
[patent_no_of_words] => 6470
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573064
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573064 | Substrate design for semiconductor packages and method of forming same | Sep 16, 2019 | Issued |
Array
(
[id] => 17716798
[patent_doc_number] => 11380799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Oxide semiconductor film and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/571769
[patent_app_country] => US
[patent_app_date] => 2019-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 61
[patent_figures_cnt] => 157
[patent_no_of_words] => 59558
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16571769
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/571769 | Oxide semiconductor film and semiconductor device | Sep 15, 2019 | Issued |
Array
(
[id] => 16660811
[patent_doc_number] => 20210057448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => DISPLAY SUBSTRATE AND METHOD FOR PREPARING THE SAME, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/771201
[patent_app_country] => US
[patent_app_date] => 2019-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7009
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16771201
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/771201 | Display substrate and method for preparing the same, and display device | Aug 19, 2019 | Issued |
Array
(
[id] => 15123873
[patent_doc_number] => 20190348570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => SEMICONDUCTOR LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/520076
[patent_app_country] => US
[patent_app_date] => 2019-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21932
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 329
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16520076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/520076 | Semiconductor light-emitting device | Jul 22, 2019 | Issued |
Array
(
[id] => 16601870
[patent_doc_number] => 20210028401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => HIGH-EFFICIENCY QLED STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/517971
[patent_app_country] => US
[patent_app_date] => 2019-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16517971
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/517971 | High-efficiency QLED structures | Jul 21, 2019 | Issued |
Array
(
[id] => 16081083
[patent_doc_number] => 20200194528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => DISPLAY SUBSTRATE AND METHOD FOR PREPARING THE SAME, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/515781
[patent_app_country] => US
[patent_app_date] => 2019-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16515781
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/515781 | Display substrate and method for preparing the same, and display device | Jul 17, 2019 | Issued |
Array
(
[id] => 15462259
[patent_doc_number] => 20200043954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => ARRAY SUBSTRATE, METHOD FOR MANUFACTURING THE SAME AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/405990
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405990
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405990 | Array substrate, method for manufacturing the same and display panel | May 6, 2019 | Issued |
Array
(
[id] => 17470360
[patent_doc_number] => 11276843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => OLED display panel and preparation method thereof
[patent_app_type] => utility
[patent_app_number] => 16/615396
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4161
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16615396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/615396 | OLED display panel and preparation method thereof | May 6, 2019 | Issued |
Array
(
[id] => 16402448
[patent_doc_number] => 20200343306
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => RRAM-BASED CROSSBAR ARRAY CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 16/395867
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16395867
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/395867 | RRAM-BASED CROSSBAR ARRAY CIRCUITS | Apr 25, 2019 | Pending |
Array
(
[id] => 16781672
[patent_doc_number] => 20210118751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => METHOD FOR ANALYZING SILICON SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/043964
[patent_app_country] => US
[patent_app_date] => 2019-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 531
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17043964
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/043964 | Method for analyzing silicon substrate | Apr 7, 2019 | Issued |
Array
(
[id] => 14629929
[patent_doc_number] => 20190228332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => JOSEPHSON JUNCTIONS FOR IMPROVED QUBITS
[patent_app_type] => utility
[patent_app_number] => 16/371264
[patent_app_country] => US
[patent_app_date] => 2019-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6068
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16371264
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/371264 | JOSEPHSON JUNCTIONS FOR IMPROVED QUBITS | Mar 31, 2019 | Abandoned |
Array
(
[id] => 16241566
[patent_doc_number] => 20200258800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => SUBTRACTIVE ETCH RESOLUTION IMPLEMENTING A FUNCTIONAL THIN METAL RESIST
[patent_app_type] => utility
[patent_app_number] => 16/274091
[patent_app_country] => US
[patent_app_date] => 2019-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8000
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16274091
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/274091 | Subtractive etch resolution implementing a functional thin metal resist | Feb 11, 2019 | Issued |