
Daniel St Cyr
Examiner (ID: 6316, Phone: (571)272-2407 , Office: P/2876 )
| Most Active Art Unit | 2876 |
| Art Unit(s) | 2876 |
| Total Applications | 2424 |
| Issued Applications | 1851 |
| Pending Applications | 196 |
| Abandoned Applications | 406 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15922431
[patent_doc_number] => 10658464
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => MOS transistor for radiation-tolerant digital CMOS circuits
[patent_app_type] => utility
[patent_app_number] => 15/589085
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 6410
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15589085
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/589085 | MOS transistor for radiation-tolerant digital CMOS circuits | May 7, 2017 | Issued |
Array
(
[id] => 13214675
[patent_doc_number] => 10121713
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-06
[patent_title] => In-kerf test structure and testing method for a memory array
[patent_app_type] => utility
[patent_app_number] => 15/589126
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 10122
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15589126
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/589126 | In-kerf test structure and testing method for a memory array | May 7, 2017 | Issued |
Array
(
[id] => 14064061
[patent_doc_number] => 10236336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Organic electroluminescence display device with spacers
[patent_app_type] => utility
[patent_app_number] => 15/585292
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2697
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15585292
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/585292 | Organic electroluminescence display device with spacers | May 2, 2017 | Issued |
Array
(
[id] => 13043475
[patent_doc_number] => 10043880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => Metal silicide, metal germanide, methods for making the same
[patent_app_type] => utility
[patent_app_number] => 15/492892
[patent_app_country] => US
[patent_app_date] => 2017-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 41
[patent_no_of_words] => 20293
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15492892
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/492892 | Metal silicide, metal germanide, methods for making the same | Apr 19, 2017 | Issued |
Array
(
[id] => 11732750
[patent_doc_number] => 20170194193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE INCLUDING FIN SHAPED STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/465606
[patent_app_country] => US
[patent_app_date] => 2017-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4552
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15465606
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/465606 | Method for fabricating semiconductor device including fin shaped structure | Mar 21, 2017 | Issued |
Array
(
[id] => 13111859
[patent_doc_number] => 10074587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-11
[patent_title] => Bonding wire-type heat sink structure for semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/459915
[patent_app_country] => US
[patent_app_date] => 2017-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3285
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15459915
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/459915 | Bonding wire-type heat sink structure for semiconductor devices | Mar 14, 2017 | Issued |
Array
(
[id] => 12355782
[patent_doc_number] => 09954108
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-24
[patent_title] => Semiconductor device including fin shaped structure including silicon germanium layer
[patent_app_type] => utility
[patent_app_number] => 15/458035
[patent_app_country] => US
[patent_app_date] => 2017-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4277
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15458035
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/458035 | Semiconductor device including fin shaped structure including silicon germanium layer | Mar 13, 2017 | Issued |
Array
(
[id] => 11959715
[patent_doc_number] => 20170263867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'DEPOSITION MASK, APPARATUS FOR MANUFACTURING DISPLAY APPARATUS, AND METHOD OF MANUFACTURING DISPLAY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/447504
[patent_app_country] => US
[patent_app_date] => 2017-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8245
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15447504
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/447504 | Deposition mask, apparatus for manufacturing display apparatus, and method of manufacturing display apparatus | Mar 1, 2017 | Issued |
Array
(
[id] => 12263914
[patent_doc_number] => 20180083110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/448126
[patent_app_country] => US
[patent_app_date] => 2017-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7840
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15448126
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/448126 | Semiconductor device and method of manufacturing the same | Mar 1, 2017 | Issued |
Array
(
[id] => 12335688
[patent_doc_number] => 09947898
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Display device having improved environmental tolerance
[patent_app_type] => utility
[patent_app_number] => 15/448298
[patent_app_country] => US
[patent_app_date] => 2017-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6974
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15448298
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/448298 | Display device having improved environmental tolerance | Mar 1, 2017 | Issued |
Array
(
[id] => 11710769
[patent_doc_number] => 20170179267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING EMITTER REGIONS AND METHOD OF MANUFACTURING THE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/443735
[patent_app_country] => US
[patent_app_date] => 2017-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 10323
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15443735
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/443735 | Semiconductor device including emitter regions and method of manufacturing the semiconductor device | Feb 26, 2017 | Issued |
Array
(
[id] => 12526452
[patent_doc_number] => 10005660
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-26
[patent_title] => Semiconductor package device including microelectromechanical system
[patent_app_type] => utility
[patent_app_number] => 15/433793
[patent_app_country] => US
[patent_app_date] => 2017-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5651
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15433793
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/433793 | Semiconductor package device including microelectromechanical system | Feb 14, 2017 | Issued |
Array
(
[id] => 13146087
[patent_doc_number] => 10090384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Tensile strained nFET and compressively strained pFET formed on strain relaxed buffer
[patent_app_type] => utility
[patent_app_number] => 15/403856
[patent_app_country] => US
[patent_app_date] => 2017-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 7491
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403856
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403856 | Tensile strained nFET and compressively strained pFET formed on strain relaxed buffer | Jan 10, 2017 | Issued |
Array
(
[id] => 17166142
[patent_doc_number] => 11152254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Pitch quartered three-dimensional air gaps
[patent_app_type] => utility
[patent_app_number] => 16/463816
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 24
[patent_no_of_words] => 7811
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16463816
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/463816 | Pitch quartered three-dimensional air gaps | Dec 27, 2016 | Issued |
Array
(
[id] => 11532814
[patent_doc_number] => 20170092793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'Tunneling Barrier Infrared Detector Devices'
[patent_app_type] => utility
[patent_app_number] => 15/372978
[patent_app_country] => US
[patent_app_date] => 2016-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6625
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15372978
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/372978 | Tunneling barrier infrared detector devices | Dec 7, 2016 | Issued |
Array
(
[id] => 13132065
[patent_doc_number] => 10083972
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-25
[patent_title] => Hybrid logic and SRAM contacts
[patent_app_type] => utility
[patent_app_number] => 15/366015
[patent_app_country] => US
[patent_app_date] => 2016-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7711
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15366015
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/366015 | Hybrid logic and SRAM contacts | Nov 30, 2016 | Issued |
Array
(
[id] => 11517664
[patent_doc_number] => 20170084738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'P-N BIMODAL TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 15/364971
[patent_app_country] => US
[patent_app_date] => 2016-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5433
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15364971
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/364971 | P-N bimodal transistors | Nov 29, 2016 | Issued |
Array
(
[id] => 13589557
[patent_doc_number] => 20180346327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => METHOD FOR PACKAGING AT LEAST ONE SEMICONDUCTOR COMPONENT AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/778956
[patent_app_country] => US
[patent_app_date] => 2016-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15778956
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/778956 | Method for packaging at least one semiconductor component and semiconductor device | Nov 21, 2016 | Issued |
Array
(
[id] => 13228743
[patent_doc_number] => 10128152
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Magnetic trap for cylindrical diamagnetic materials
[patent_app_type] => utility
[patent_app_number] => 15/298756
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 4635
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298756
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298756 | Magnetic trap for cylindrical diamagnetic materials | Oct 19, 2016 | Issued |
Array
(
[id] => 11367252
[patent_doc_number] => 20170005232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'SEMICONDUCTOR LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/265069
[patent_app_country] => US
[patent_app_date] => 2016-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 23208
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15265069
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/265069 | Semiconductor light-emitting device including penetrating trenches | Sep 13, 2016 | Issued |