
Daniel St Cyr
Examiner (ID: 6316, Phone: (571)272-2407 , Office: P/2876 )
| Most Active Art Unit | 2876 |
| Art Unit(s) | 2876 |
| Total Applications | 2424 |
| Issued Applications | 1851 |
| Pending Applications | 196 |
| Abandoned Applications | 406 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9831817
[patent_doc_number] => 08940630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-27
[patent_title] => 'Method of making wire bond vias and microelectronic package having wire bond vias'
[patent_app_type] => utility
[patent_app_number] => 13/757673
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 85
[patent_no_of_words] => 22817
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13757673
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/757673 | Method of making wire bond vias and microelectronic package having wire bond vias | Jan 31, 2013 | Issued |
Array
(
[id] => 9971086
[patent_doc_number] => 09018093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Method for forming layer constituted by repeated stacked layers'
[patent_app_type] => utility
[patent_app_number] => 13/749878
[patent_app_country] => US
[patent_app_date] => 2013-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8540
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13749878
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/749878 | Method for forming layer constituted by repeated stacked layers | Jan 24, 2013 | Issued |
Array
(
[id] => 9565950
[patent_doc_number] => 20140183664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'Fullerene-Based Capacitor Electrode'
[patent_app_type] => utility
[patent_app_number] => 13/728026
[patent_app_country] => US
[patent_app_date] => 2012-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4961
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13728026
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/728026 | Fullerene-based capacitor electrode | Dec 26, 2012 | Issued |
Array
(
[id] => 9339051
[patent_doc_number] => 20140065833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/728390
[patent_app_country] => US
[patent_app_date] => 2012-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 8350
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13728390
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/728390 | Method for manufacturing semiconductor device | Dec 26, 2012 | Issued |
Array
(
[id] => 9691641
[patent_doc_number] => 08822234
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-02
[patent_title] => 'Method of fabricating a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/722072
[patent_app_country] => US
[patent_app_date] => 2012-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 4233
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13722072
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/722072 | Method of fabricating a semiconductor device | Dec 19, 2012 | Issued |
Array
(
[id] => 11252928
[patent_doc_number] => 09478440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-25
[patent_title] => 'Low-pressure chemical vapor deposition apparatus and thin-film deposition method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/363719
[patent_app_country] => US
[patent_app_date] => 2012-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2357
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14363719
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/363719 | Low-pressure chemical vapor deposition apparatus and thin-film deposition method thereof | Dec 2, 2012 | Issued |
Array
(
[id] => 10909323
[patent_doc_number] => 20140312339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-23
[patent_title] => 'ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE, ELECTRONIC APPARATUS INCLUDING THE SAME, AND METHOD FOR PRODUCING ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/358717
[patent_app_country] => US
[patent_app_date] => 2012-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 28694
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14358717
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/358717 | Organic electroluminescent display device, electronic apparatus including the same, and method for producing organic electroluminescent display device | Nov 14, 2012 | Issued |
Array
(
[id] => 10004145
[patent_doc_number] => 09048243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Chip package'
[patent_app_type] => utility
[patent_app_number] => 13/674903
[patent_app_country] => US
[patent_app_date] => 2012-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3355
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13674903
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/674903 | Chip package | Nov 11, 2012 | Issued |
Array
(
[id] => 9161593
[patent_doc_number] => 20130309870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'METHODS OF REDUCING SUBSTRATE DISLOCATION DURING GAPFILL PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 13/669184
[patent_app_country] => US
[patent_app_date] => 2012-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5996
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13669184
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/669184 | Methods of reducing substrate dislocation during gapfill processing | Nov 4, 2012 | Issued |
Array
(
[id] => 8694842
[patent_doc_number] => 20130056851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'Molybdenum Oxide Top Electrode for DRAM Capacitors'
[patent_app_type] => utility
[patent_app_number] => 13/664922
[patent_app_country] => US
[patent_app_date] => 2012-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6135
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13664922
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/664922 | Molybdenum oxide top electrode for DRAM capacitors | Oct 30, 2012 | Issued |
Array
(
[id] => 9121565
[patent_doc_number] => 20130288487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-31
[patent_title] => 'METHOD AND SYSTEM FOR CONTROLLING A SPIKE ANNEAL PROCESS'
[patent_app_type] => utility
[patent_app_number] => 13/662524
[patent_app_country] => US
[patent_app_date] => 2012-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9184
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13662524
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/662524 | Method and system for controlling a spike anneal process | Oct 27, 2012 | Issued |
Array
(
[id] => 9882418
[patent_doc_number] => 08969183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-03
[patent_title] => 'Method for producing thin layers of crystalline or polycrystalline materials'
[patent_app_type] => utility
[patent_app_number] => 13/660213
[patent_app_country] => US
[patent_app_date] => 2012-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3069
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13660213
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/660213 | Method for producing thin layers of crystalline or polycrystalline materials | Oct 24, 2012 | Issued |
Array
(
[id] => 9530039
[patent_doc_number] => 08753910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-17
[patent_title] => 'Vertical structure LED device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/651073
[patent_app_country] => US
[patent_app_date] => 2012-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 5324
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13651073
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/651073 | Vertical structure LED device and method of manufacturing the same | Oct 11, 2012 | Issued |
Array
(
[id] => 10073693
[patent_doc_number] => 09112057
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-08-18
[patent_title] => 'Semiconductor devices with dopant migration suppression and method of fabrication thereof'
[patent_app_type] => utility
[patent_app_number] => 13/622194
[patent_app_country] => US
[patent_app_date] => 2012-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 7392
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13622194
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/622194 | Semiconductor devices with dopant migration suppression and method of fabrication thereof | Sep 17, 2012 | Issued |
Array
(
[id] => 8610110
[patent_doc_number] => 20130015422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'REACTIVE METAL IMPLATED OXIDE BASED MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/616307
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5032
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13616307
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/616307 | Reactive metal implated oxide based memory | Sep 13, 2012 | Issued |
Array
(
[id] => 10016234
[patent_doc_number] => 09059256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-16
[patent_title] => 'Method for producing a controllable semiconductor component'
[patent_app_type] => utility
[patent_app_number] => 13/614076
[patent_app_country] => US
[patent_app_date] => 2012-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 5007
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13614076
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/614076 | Method for producing a controllable semiconductor component | Sep 12, 2012 | Issued |
Array
(
[id] => 8586293
[patent_doc_number] => 20130005114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'METHODS FOR FORMING ISOLATED FIN STRUCTURES ON BULK SEMICONDUCTOR MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 13/611193
[patent_app_country] => US
[patent_app_date] => 2012-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5036
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13611193
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/611193 | Methods for forming isolated fin structures on bulk semiconductor material | Sep 11, 2012 | Issued |
Array
(
[id] => 9844034
[patent_doc_number] => 08945949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Method for fabricating variable resistance memory device'
[patent_app_type] => utility
[patent_app_number] => 13/595567
[patent_app_country] => US
[patent_app_date] => 2012-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 4163
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13595567
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/595567 | Method for fabricating variable resistance memory device | Aug 26, 2012 | Issued |
Array
(
[id] => 9330593
[patent_doc_number] => 20140057375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-27
[patent_title] => 'WAVELENGTH CONVERTING MATERIAL DEPOSITION METHODS AND ASSOCIATED ARTICLES'
[patent_app_type] => utility
[patent_app_number] => 13/593746
[patent_app_country] => US
[patent_app_date] => 2012-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9507
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593746
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/593746 | Wavelength converting material deposition methods and associated articles | Aug 23, 2012 | Issued |
Array
(
[id] => 9823469
[patent_doc_number] => 08932954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-13
[patent_title] => 'Impurity analysis device and method'
[patent_app_type] => utility
[patent_app_number] => 13/593563
[patent_app_country] => US
[patent_app_date] => 2012-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2658
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593563
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/593563 | Impurity analysis device and method | Aug 23, 2012 | Issued |