
Daniel Yasich
Examiner (ID: 18569)
| Most Active Art Unit | 2406 |
| Art Unit(s) | 3108, 2406, 2605, 2607, 2899 |
| Total Applications | 1478 |
| Issued Applications | 1393 |
| Pending Applications | 0 |
| Abandoned Applications | 85 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16553117
[patent_doc_number] => 10886282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Integrated assemblies, and methods of forming integrated assemblies
[patent_app_type] => utility
[patent_app_number] => 16/831355
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 6647
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16831355
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/831355 | Integrated assemblies, and methods of forming integrated assemblies | Mar 25, 2020 | Issued |
Array
(
[id] => 16177358
[patent_doc_number] => 20200224326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => METHOD OF MANUFACTURING CZ SILICON WAFERS, AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/830603
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8901
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16830603
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/830603 | Method of manufacturing CZ silicon wafers, and method of manufacturing a semiconductor device | Mar 25, 2020 | Issued |
Array
(
[id] => 18304532
[patent_doc_number] => 11626448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Fan-out light-emitting diode (LED) device substrate with embedded backplane, lighting system and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 16/831384
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 6113
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16831384
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/831384 | Fan-out light-emitting diode (LED) device substrate with embedded backplane, lighting system and method of manufacture | Mar 25, 2020 | Issued |
Array
(
[id] => 17130413
[patent_doc_number] => 20210305182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SEMICONDUCTOR DEVICE WITH COMPOSITE CONNECTION STRUCTURE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/829698
[patent_app_country] => US
[patent_app_date] => 2020-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10993
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16829698
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/829698 | Semiconductor device with composite connection structure and method for fabricating the same | Mar 24, 2020 | Issued |
Array
(
[id] => 17025762
[patent_doc_number] => 20210249634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => DISPLAY ASSEMBLY AND VIRTUAL REALITY DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/973005
[patent_app_country] => US
[patent_app_date] => 2020-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3538
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16973005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/973005 | Display assembly and virtual reality display device | Mar 17, 2020 | Issued |
Array
(
[id] => 16677453
[patent_doc_number] => 20210066219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => SEMICONDUCTOR PACKAGE FOR HIGH-SPEED DATA TRANSMISSION AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/818826
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13184
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818826 | Semiconductor package for high-speed data transmission and manufacturing method thereof | Mar 12, 2020 | Issued |
Array
(
[id] => 16364521
[patent_doc_number] => 20200321272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => MODULE WITH BALL GRID ARRAY HAVING INCREASED DIE AREA
[patent_app_type] => utility
[patent_app_number] => 16/812270
[patent_app_country] => US
[patent_app_date] => 2020-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4139
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812270
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812270 | MODULE WITH BALL GRID ARRAY HAVING INCREASED DIE AREA | Mar 6, 2020 | Abandoned |
Array
(
[id] => 16731273
[patent_doc_number] => 20210098421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => PACKAGE COMPONENT, ELECTRONIC DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/805865
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16805865
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/805865 | Package component, electronic device and manufacturing method thereof | Mar 1, 2020 | Issued |
Array
(
[id] => 17668360
[patent_doc_number] => 11362065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/801156
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 40
[patent_no_of_words] => 13087
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801156
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801156 | Package and manufacturing method thereof | Feb 25, 2020 | Issued |
Array
(
[id] => 17607186
[patent_doc_number] => 11335678
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Integrated circuit comprising a three-dimensional capacitor
[patent_app_type] => utility
[patent_app_number] => 16/801038
[patent_app_country] => US
[patent_app_date] => 2020-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4747
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801038
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801038 | Integrated circuit comprising a three-dimensional capacitor | Feb 24, 2020 | Issued |
Array
(
[id] => 17381310
[patent_doc_number] => 11239343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Vertical transistor including symmetrical source/drain extension junctions
[patent_app_type] => utility
[patent_app_number] => 16/797097
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7711
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16797097
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/797097 | Vertical transistor including symmetrical source/drain extension junctions | Feb 20, 2020 | Issued |
Array
(
[id] => 18317575
[patent_doc_number] => 11631659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-18
[patent_title] => High-frequency module and communication apparatus
[patent_app_type] => utility
[patent_app_number] => 16/780087
[patent_app_country] => US
[patent_app_date] => 2020-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10201
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16780087
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/780087 | High-frequency module and communication apparatus | Feb 2, 2020 | Issued |
Array
(
[id] => 17623288
[patent_doc_number] => 11342353
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-24
[patent_title] => Semiconductor memory device having three-dimensional structure and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/779599
[patent_app_country] => US
[patent_app_date] => 2020-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 9933
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779599
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779599 | Semiconductor memory device having three-dimensional structure and method for manufacturing the same | Jan 31, 2020 | Issued |
Array
(
[id] => 17772405
[patent_doc_number] => 11404357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/749904
[patent_app_country] => US
[patent_app_date] => 2020-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 31
[patent_no_of_words] => 6860
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16749904
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/749904 | Semiconductor device | Jan 21, 2020 | Issued |
Array
(
[id] => 17410242
[patent_doc_number] => 11251139
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Secure integrated-circuit systems
[patent_app_type] => utility
[patent_app_number] => 16/747922
[patent_app_country] => US
[patent_app_date] => 2020-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 8034
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16747922
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/747922 | Secure integrated-circuit systems | Jan 20, 2020 | Issued |
Array
(
[id] => 18190696
[patent_doc_number] => 11581298
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-14
[patent_title] => Zero mask high density capacitor
[patent_app_type] => utility
[patent_app_number] => 16/744398
[patent_app_country] => US
[patent_app_date] => 2020-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 4704
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16744398
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/744398 | Zero mask high density capacitor | Jan 15, 2020 | Issued |
Array
(
[id] => 16509430
[patent_doc_number] => 20200388686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/741138
[patent_app_country] => US
[patent_app_date] => 2020-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16741138
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/741138 | Semiconductor device and method for fabricating the same | Jan 12, 2020 | Issued |
Array
(
[id] => 17652891
[patent_doc_number] => 11355633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Vertical field effect transistor with bottom source-drain region
[patent_app_type] => utility
[patent_app_number] => 16/733679
[patent_app_country] => US
[patent_app_date] => 2020-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5728
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16733679
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/733679 | Vertical field effect transistor with bottom source-drain region | Jan 2, 2020 | Issued |
Array
(
[id] => 15841215
[patent_doc_number] => 20200135890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => Integrated Circuit with a Fin and Gate Structure and Method Making the Same
[patent_app_type] => utility
[patent_app_number] => 16/730192
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9111
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730192
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730192 | Integrated circuit with a fin and gate structure and method making the same | Dec 29, 2019 | Issued |
Array
(
[id] => 18016568
[patent_doc_number] => 11508876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-22
[patent_title] => Light emitting device package and display device having the same
[patent_app_type] => utility
[patent_app_number] => 16/728360
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 66
[patent_no_of_words] => 20390
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16728360
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/728360 | Light emitting device package and display device having the same | Dec 26, 2019 | Issued |