| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 8424577
[patent_doc_number] => 08281075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-02
[patent_title] => 'Processor system and methods of triggering a block move using a system bus write command initiated by user code'
[patent_app_type] => utility
[patent_app_number] => 12/423355
[patent_app_country] => US
[patent_app_date] => 2009-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6207
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12423355
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/423355 | Processor system and methods of triggering a block move using a system bus write command initiated by user code | Apr 13, 2009 | Issued |
| 12/419215 | METHOD AND APPARATUS FOR EFFICIENT SNOOP FILTER COVERAGE | Apr 5, 2009 | Abandoned |
Array
(
[id] => 8752044
[patent_doc_number] => 08417887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Storage system and method for controlling attributes such as encryption attributes in virtual storage areas'
[patent_app_type] => utility
[patent_app_number] => 12/526780
[patent_app_country] => US
[patent_app_date] => 2009-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 25
[patent_no_of_words] => 8794
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 714
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12526780
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/526780 | Storage system and method for controlling attributes such as encryption attributes in virtual storage areas | Mar 30, 2009 | Issued |
Array
(
[id] => 6363784
[patent_doc_number] => 20100250893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'BATCHED VIRTUAL MEMORY REMAPPING FOR EFFICIENT GARBAGE COLLECTION OF LARGE OBJECT AREAS'
[patent_app_type] => utility
[patent_app_number] => 12/413661
[patent_app_country] => US
[patent_app_date] => 2009-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5956
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20100250893.pdf
[firstpage_image] =>[orig_patent_app_number] => 12413661
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/413661 | Method, system and computer program product for batched virtual memory remapping for efficient garbage collection of large object areas | Mar 29, 2009 | Issued |
Array
(
[id] => 7682628
[patent_doc_number] => 20100241783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'MEMORY NODE FOR USE WITHIN A DATA STORAGE SYSTEM HAVING A PLURALITY OF INTERCONNECTED MEMORY NODES'
[patent_app_type] => utility
[patent_app_number] => 12/409278
[patent_app_country] => US
[patent_app_date] => 2009-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5953
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0241/20100241783.pdf
[firstpage_image] =>[orig_patent_app_number] => 12409278
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/409278 | MEMORY NODE FOR USE WITHIN A DATA STORAGE SYSTEM HAVING A PLURALITY OF INTERCONNECTED MEMORY NODES | Mar 22, 2009 | Abandoned |
Array
(
[id] => 7671437
[patent_doc_number] => 20110320706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'STORAGE APPARATUS AND METHOD FOR CONTROLLING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/527413
[patent_app_country] => US
[patent_app_date] => 2009-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 24434
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12527413
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/527413 | STORAGE APPARATUS AND METHOD FOR CONTROLLING THE SAME | Mar 11, 2009 | Abandoned |
Array
(
[id] => 5996242
[patent_doc_number] => 20110016278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'Independent Threading of Memory Devices Disposed on Memory Modules'
[patent_app_type] => utility
[patent_app_number] => 12/920811
[patent_app_country] => US
[patent_app_date] => 2009-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 14198
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0016/20110016278.pdf
[firstpage_image] =>[orig_patent_app_number] => 12920811
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/920811 | Independent Threading of Memory Devices Disposed on Memory Modules | Mar 4, 2009 | Abandoned |
Array
(
[id] => 5996237
[patent_doc_number] => 20110016275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'MOBILE COMMUNICATION DEVICE AND METHOD FOR IMPLEMENTING MIFARE MEMORY MULTIPLE SECTORS MECHANISMS'
[patent_app_type] => utility
[patent_app_number] => 12/920663
[patent_app_country] => US
[patent_app_date] => 2009-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4531
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0016/20110016275.pdf
[firstpage_image] =>[orig_patent_app_number] => 12920663
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/920663 | MOBILE COMMUNICATION DEVICE AND METHOD FOR IMPLEMENTING MIFARE MEMORY MULTIPLE SECTORS MECHANISMS | Feb 25, 2009 | Abandoned |
Array
(
[id] => 9829348
[patent_doc_number] => 08938586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Memory system with flush processing from volatile memory to nonvolatile memory utilizing management tables and different management units'
[patent_app_type] => utility
[patent_app_number] => 12/529228
[patent_app_country] => US
[patent_app_date] => 2009-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 20885
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12529228
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/529228 | Memory system with flush processing from volatile memory to nonvolatile memory utilizing management tables and different management units | Feb 9, 2009 | Issued |
Array
(
[id] => 8645560
[patent_doc_number] => 08370557
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and a sideband memory'
[patent_app_type] => utility
[patent_app_number] => 12/340022
[patent_app_country] => US
[patent_app_date] => 2008-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4038
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12340022
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/340022 | Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and a sideband memory | Dec 18, 2008 | Issued |
Array
(
[id] => 6421891
[patent_doc_number] => 20100142345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'DVD Identification'
[patent_app_type] => utility
[patent_app_number] => 12/330533
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3421
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20100142345.pdf
[firstpage_image] =>[orig_patent_app_number] => 12330533
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/330533 | Determining an identification of a DVD based on a format of the DVD | Dec 8, 2008 | Issued |
Array
(
[id] => 8319665
[patent_doc_number] => 08234458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-31
[patent_title] => 'System and method for maintaining cache coherency across a serial interface bus using a snoop request and complete message'
[patent_app_type] => utility
[patent_app_number] => 12/331302
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 7103
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12331302
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331302 | System and method for maintaining cache coherency across a serial interface bus using a snoop request and complete message | Dec 8, 2008 | Issued |
Array
(
[id] => 9444151
[patent_doc_number] => 08713285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-29
[patent_title] => 'Address generation unit for accessing a multi-dimensional data structure in a desired pattern'
[patent_app_type] => utility
[patent_app_number] => 12/331333
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 34
[patent_no_of_words] => 8824
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12331333
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331333 | Address generation unit for accessing a multi-dimensional data structure in a desired pattern | Dec 8, 2008 | Issued |
Array
(
[id] => 8861448
[patent_doc_number] => 08464001
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-06-11
[patent_title] => 'Cache and associated method with frame buffer managed dirty data pull and high-priority clean mechanism'
[patent_app_type] => utility
[patent_app_number] => 12/331305
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12300
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 384
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12331305
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331305 | Cache and associated method with frame buffer managed dirty data pull and high-priority clean mechanism | Dec 8, 2008 | Issued |
Array
(
[id] => 8626952
[patent_doc_number] => 08359455
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-22
[patent_title] => 'System and method for generating real addresses using a connection ID designating a buffer and an access pattern'
[patent_app_type] => utility
[patent_app_number] => 12/331324
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 34
[patent_no_of_words] => 9153
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12331324
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331324 | System and method for generating real addresses using a connection ID designating a buffer and an access pattern | Dec 8, 2008 | Issued |
Array
(
[id] => 8861451
[patent_doc_number] => 08464004
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'Information processing apparatus, memory control method, and memory control device utilizing local and global snoop control units to maintain cache coherency'
[patent_app_type] => utility
[patent_app_number] => 12/330822
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 14955
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12330822
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/330822 | Information processing apparatus, memory control method, and memory control device utilizing local and global snoop control units to maintain cache coherency | Dec 8, 2008 | Issued |
Array
(
[id] => 6463207
[patent_doc_number] => 20100146189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'Programming Non Volatile Memories'
[patent_app_type] => utility
[patent_app_number] => 12/331206
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4479
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20100146189.pdf
[firstpage_image] =>[orig_patent_app_number] => 12331206
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331206 | Memory circuit and method for programming in parallel a number of bits within data blocks | Dec 8, 2008 | Issued |
Array
(
[id] => 9029581
[patent_doc_number] => 08539178
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-17
[patent_title] => 'Computer system and method for performing remote copy using journal'
[patent_app_type] => utility
[patent_app_number] => 12/329907
[patent_app_country] => US
[patent_app_date] => 2008-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 34
[patent_no_of_words] => 11507
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 531
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12329907
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/329907 | Computer system and method for performing remote copy using journal | Dec 7, 2008 | Issued |
Array
(
[id] => 8343055
[patent_doc_number] => 08244984
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-08-14
[patent_title] => 'System and method for cleaning dirty data in an intermediate cache using a data class dependent eviction policy'
[patent_app_type] => utility
[patent_app_number] => 12/330467
[patent_app_country] => US
[patent_app_date] => 2008-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11525
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12330467
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/330467 | System and method for cleaning dirty data in an intermediate cache using a data class dependent eviction policy | Dec 7, 2008 | Issued |
Array
(
[id] => 7542851
[patent_doc_number] => 08060700
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-11-15
[patent_title] => 'System, method and frame buffer logic for evicting dirty data from a cache using counters and data types'
[patent_app_type] => utility
[patent_app_number] => 12/330469
[patent_app_country] => US
[patent_app_date] => 2008-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/060/08060700.pdf
[firstpage_image] =>[orig_patent_app_number] => 12330469
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/330469 | System, method and frame buffer logic for evicting dirty data from a cache using counters and data types | Dec 7, 2008 | Issued |