Danielle Jackson

Array ( [id] => 2421919 [patent_doc_number] => 04719598 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-01-12 [patent_title] => 'Bit addressable programming arrangement' [patent_app_type] => 1 [patent_app_number] => 6/739843 [patent_app_country] => US [patent_app_date] => 1985-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2224 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/719/04719598.pdf [firstpage_image] =>[orig_patent_app_number] => 739843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2294829 [patent_doc_number] => 04679172 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-07-07 [patent_title] => 'Dynamic memory with increased data retention time' [patent_app_type] => 1 [patent_app_number] => 6/738664 [patent_app_country] => US [patent_app_date] => 1985-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4256 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/679/04679172.pdf [firstpage_image] =>[orig_patent_app_number] => 738664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2335292 [patent_doc_number] => 04672579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-06-09 [patent_title] => 'MTL storage cell with inherent output multiplex capability' [patent_app_type] => 1 [patent_app_number] => 6/737604 [patent_app_country] => US [patent_app_date] => 1985-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 9329 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 440 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/672/04672579.pdf [firstpage_image] =>[orig_patent_app_number] => 737604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2486110 [patent_doc_number] => 04813021 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-14 [patent_title] => 'Semiconductor memory device with delayed precharge signals' [patent_app_type] => 1 [patent_app_number] => 6/735724 [patent_app_country] => US [patent_app_date] => 1985-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 3070 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/813/04813021.pdf [firstpage_image] =>[orig_patent_app_number] => 735724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2455957 [patent_doc_number] => 04755971 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-05 [patent_title] => 'Buffer memory for an input line of a digital interface' [patent_app_type] => 1 [patent_app_number] => 6/728729 [patent_app_country] => US [patent_app_date] => 1985-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4267 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/755/04755971.pdf [firstpage_image] =>[orig_patent_app_number] => 728729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2335309 [patent_doc_number] => 04672580 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-06-09 [patent_title] => 'Memory cell providing simultaneous non-destructive access to volatile and non-volatile data' [patent_app_type] => 1 [patent_app_number] => 6/728963 [patent_app_country] => US [patent_app_date] => 1985-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4961 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/672/04672580.pdf [firstpage_image] =>[orig_patent_app_number] => 728963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2393044 [patent_doc_number] => 04707808 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-11-17 [patent_title] => 'Small size, high speed GaAs data latch' [patent_app_type] => 1 [patent_app_number] => 6/727958 [patent_app_country] => US [patent_app_date] => 1985-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3822 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/707/04707808.pdf [firstpage_image] =>[orig_patent_app_number] => 727958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2364446 [patent_doc_number] => 04665507 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-05-12 [patent_title] => 'Semiconductor memory having load devices controlled by a write signal' [patent_app_type] => 1 [patent_app_number] => 6/724765 [patent_app_country] => US [patent_app_date] => 1985-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3317 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/665/04665507.pdf [firstpage_image] =>[orig_patent_app_number] => 724765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2309130 [patent_doc_number] => 04685088 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-08-04 [patent_title] => 'High performance memory system utilizing pipelining techniques' [patent_app_type] => 1 [patent_app_number] => 6/722920 [patent_app_country] => US [patent_app_date] => 1985-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4953 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/685/04685088.pdf [firstpage_image] =>[orig_patent_app_number] => 722920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2300865 [patent_doc_number] => 04653029 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-03-24 [patent_title] => 'MOS amplifier and semiconductor memory using the same' [patent_app_type] => 1 [patent_app_number] => 6/720794 [patent_app_country] => US [patent_app_date] => 1985-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5315 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/653/04653029.pdf [firstpage_image] =>[orig_patent_app_number] => 720794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2393137 [patent_doc_number] => 04754167 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-28 [patent_title] => 'Programmable reference voltage generator for a read only memory' [patent_app_type] => 1 [patent_app_number] => 6/719928 [patent_app_country] => US [patent_app_date] => 1985-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3510 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/754/04754167.pdf [firstpage_image] =>[orig_patent_app_number] => 719928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2365044 [patent_doc_number] => 04694433 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-15 [patent_title] => 'Semiconductor memory having subarrays and partial word lines' [patent_app_type] => 1 [patent_app_number] => 6/719945 [patent_app_country] => US [patent_app_date] => 1985-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3465 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/694/04694433.pdf [firstpage_image] =>[orig_patent_app_number] => 719945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2355604 [patent_doc_number] => 04692900 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-08 [patent_title] => 'Semiconductor memory device having block pairs' [patent_app_type] => 1 [patent_app_number] => 6/715835 [patent_app_country] => US [patent_app_date] => 1985-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4572 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/692/04692900.pdf [firstpage_image] =>[orig_patent_app_number] => 715835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2561722 [patent_doc_number] => 04833646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-23 [patent_title] => 'Programmable logic device with limited sense currents and noise reduction' [patent_app_type] => 1 [patent_app_number] => 6/707670 [patent_app_country] => US [patent_app_date] => 1985-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4555 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/833/04833646.pdf [firstpage_image] =>[orig_patent_app_number] => 707670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2318022 [patent_doc_number] => 04646272 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-02-24 [patent_title] => 'Data I/O circuit with higher integration density for DRAM' [patent_app_type] => 1 [patent_app_number] => 6/706944 [patent_app_country] => US [patent_app_date] => 1985-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4317 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 370 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/646/04646272.pdf [firstpage_image] =>[orig_patent_app_number] => 706944 [rel_patent_id] =>[rel_patent_doc_number] =>)