Dao H. Nguyen

Array ( [id] => 7324732 [patent_doc_number] => 20040252266 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-16 [patent_title] => 'Liquid crystal display device' [patent_app_type] => new [patent_app_number] => 10/853171 [patent_app_country] => US [patent_app_date] => 2004-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7101 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0252/20040252266.pdf [firstpage_image] =>[orig_patent_app_number] => 10853171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5908755 [patent_doc_number] => 20060124915 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Production of an optoelectronic component that is enclosed in plastic, and corresponding methods' [patent_app_type] => utility [patent_app_number] => 10/556980 [patent_app_country] => US [patent_app_date] => 2004-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1962 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20060124915.pdf [firstpage_image] =>[orig_patent_app_number] => 10556980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7291766 [patent_doc_number] => 20040212026 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'MEMS device having time-varying control' [patent_app_type] => new [patent_app_number] => 10/848961 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2421 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20040212026.pdf [firstpage_image] =>[orig_patent_app_number] => 10848961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 479937 [patent_doc_number] => 07224002 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-29 [patent_title] => 'Silicon on insulator read-write non-volatile memory comprising lateral thyristor and trapping layer' [patent_app_type] => utility [patent_app_number] => 10/840792 [patent_app_country] => US [patent_app_date] => 2004-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 4802 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/224/07224002.pdf [firstpage_image] =>[orig_patent_app_number] => 10840792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7174044 [patent_doc_number] => 20040201042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-14 [patent_title] => 'Structure having pores and its manufacturing method' [patent_app_type] => new [patent_app_number] => 10/839240 [patent_app_country] => US [patent_app_date] => 2004-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8196 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20040201042.pdf [firstpage_image] =>[orig_patent_app_number] => 10839240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 993612 [patent_doc_number] => 06916711 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-12 [patent_title] => 'EEPROM memory cell and method of forming the same' [patent_app_type] => utility [patent_app_number] => 10/819515 [patent_app_country] => US [patent_app_date] => 2004-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 4501 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/916/06916711.pdf [firstpage_image] =>[orig_patent_app_number] => 10819515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6955717 [patent_doc_number] => 20050212087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'STRUCTURE AND METHOD OF MAKING A BIPOLAR TRANSISTOR HAVING REDUCED COLLECTOR-BASED CAPACITANCE' [patent_app_type] => utility [patent_app_number] => 10/708860 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5136 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20050212087.pdf [firstpage_image] =>[orig_patent_app_number] => 10708860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7411187 [patent_doc_number] => 20040206955 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'THIN-FILM TRANSISTOR' [patent_app_type] => new [patent_app_number] => 10/708640 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2598 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20040206955.pdf [firstpage_image] =>[orig_patent_app_number] => 10708640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7604940 [patent_doc_number] => 07115990 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-03 [patent_title] => 'Bumped die and wire bonded board-on-chip package' [patent_app_type] => utility [patent_app_number] => 10/793564 [patent_app_country] => US [patent_app_date] => 2004-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4578 [patent_no_of_claims] => 54 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/115/07115990.pdf [firstpage_image] =>[orig_patent_app_number] => 10793564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7143951 [patent_doc_number] => 20040169213 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-02 [patent_title] => 'Integrated circuit and seed layers' [patent_app_type] => new [patent_app_number] => 10/789882 [patent_app_country] => US [patent_app_date] => 2004-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 16437 [patent_no_of_claims] => 79 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20040169213.pdf [firstpage_image] =>[orig_patent_app_number] => 10789882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7334260 [patent_doc_number] => 20040188861 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'Fabrication method of semiconductor device' [patent_app_type] => new [patent_app_number] => 10/787740 [patent_app_country] => US [patent_app_date] => 2004-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6983 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20040188861.pdf [firstpage_image] =>[orig_patent_app_number] => 10787740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 783426 [patent_doc_number] => 06992359 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization' [patent_app_type] => utility [patent_app_number] => 10/789334 [patent_app_country] => US [patent_app_date] => 2004-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 10226 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/992/06992359.pdf [firstpage_image] =>[orig_patent_app_number] => 10789334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 800606 [patent_doc_number] => 07425754 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-16 [patent_title] => 'Structure and method of self-aligned bipolar transistor having tapered collector' [patent_app_type] => utility [patent_app_number] => 10/708340 [patent_app_country] => US [patent_app_date] => 2004-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 5674 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/425/07425754.pdf [firstpage_image] =>[orig_patent_app_number] => 10708340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7456430 [patent_doc_number] => 20040165335 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-26 [patent_title] => 'Capacitor and method for fabricating the same and semiconductor device' [patent_app_type] => new [patent_app_number] => 10/784773 [patent_app_country] => US [patent_app_date] => 2004-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 12117 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20040165335.pdf [firstpage_image] =>[orig_patent_app_number] => 10784773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7616714 [patent_doc_number] => 06946728 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-20 [patent_title] => 'System and methods for hermetic sealing of post media-filled MEMS package' [patent_app_type] => utility [patent_app_number] => 10/783849 [patent_app_country] => US [patent_app_date] => 2004-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2203 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/946/06946728.pdf [firstpage_image] =>[orig_patent_app_number] => 10783849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7415062 [patent_doc_number] => 20040159914 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-19 [patent_title] => 'Method of deforming a pattern and semiconductor device formed by utilizing deformed pattern' [patent_app_type] => new [patent_app_number] => 10/778040 [patent_app_country] => US [patent_app_date] => 2004-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 55 [patent_no_of_words] => 18006 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20040159914.pdf [firstpage_image] =>[orig_patent_app_number] => 10778040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7454446 [patent_doc_number] => 20040165102 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-26 [patent_title] => 'Information reading unit and information reading device using the same' [patent_app_type] => new [patent_app_number] => 10/772446 [patent_app_country] => US [patent_app_date] => 2004-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 14814 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20040165102.pdf [firstpage_image] =>[orig_patent_app_number] => 10772446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7612465 [patent_doc_number] => 06903371 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-07 [patent_title] => 'Thin film transistor and display using the same' [patent_app_type] => utility [patent_app_number] => 10/773950 [patent_app_country] => US [patent_app_date] => 2004-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 6260 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/903/06903371.pdf [firstpage_image] =>[orig_patent_app_number] => 10773950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7409191 [patent_doc_number] => 20040227493 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'System and a method of driving a parallel-plate variable micro-electromechanical capacitor' [patent_app_type] => new [patent_app_number] => 10/763345 [patent_app_country] => US [patent_app_date] => 2004-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6238 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20040227493.pdf [firstpage_image] =>[orig_patent_app_number] => 10763345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 504709 [patent_doc_number] => 07202132 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-10 [patent_title] => 'Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs' [patent_app_type] => utility [patent_app_number] => 10/707840 [patent_app_country] => US [patent_app_date] => 2004-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2581 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/202/07202132.pdf [firstpage_image] =>[orig_patent_app_number] => 10707840 [rel_patent_id] =>[rel_patent_doc_number] =>)