Dao H. Nguyen

Array ( [id] => 7280875 [patent_doc_number] => 20040063252 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-01 [patent_title] => 'Method of making semiconductor device' [patent_app_type] => new [patent_app_number] => 10/663940 [patent_app_country] => US [patent_app_date] => 2003-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9489 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20040063252.pdf [firstpage_image] =>[orig_patent_app_number] => 10663940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7267823 [patent_doc_number] => 20040056341 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Semiconductor device, semiconductor package member, and semiconductor device manufacturing method' [patent_app_type] => new [patent_app_number] => 10/664150 [patent_app_country] => US [patent_app_date] => 2003-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 9669 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20040056341.pdf [firstpage_image] =>[orig_patent_app_number] => 10664150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 775213 [patent_doc_number] => 07002439 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-21 [patent_title] => 'Switchable capacitor and method of making the same' [patent_app_type] => utility [patent_app_number] => 10/663340 [patent_app_country] => US [patent_app_date] => 2003-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 25 [patent_no_of_words] => 7989 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/002/07002439.pdf [firstpage_image] =>[orig_patent_app_number] => 10663340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7396623 [patent_doc_number] => 20040104402 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-03 [patent_title] => 'Configuration and method for making contact with the back surface of a semiconductor substrate' [patent_app_type] => new [patent_app_number] => 10/661340 [patent_app_country] => US [patent_app_date] => 2003-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3470 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20040104402.pdf [firstpage_image] =>[orig_patent_app_number] => 10661340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7343270 [patent_doc_number] => 20040046208 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-11 [patent_title] => 'Polysilicon back-gated SOI MOSFET for dynamic threshold voltage control' [patent_app_type] => new [patent_app_number] => 10/659950 [patent_app_country] => US [patent_app_date] => 2003-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 4603 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20040046208.pdf [firstpage_image] =>[orig_patent_app_number] => 10659950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 740836 [patent_doc_number] => 07029935 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-18 [patent_title] => 'Transmissive optical elements including transparent plastic shell having a phosphor dispersed therein, and methods of fabricating same' [patent_app_type] => utility [patent_app_number] => 10/659240 [patent_app_country] => US [patent_app_date] => 2003-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 19 [patent_no_of_words] => 4375 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/029/07029935.pdf [firstpage_image] =>[orig_patent_app_number] => 10659240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 814006 [patent_doc_number] => 07414281 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-08-19 [patent_title] => 'Flash memory with high-K dielectric material between substrate and gate' [patent_app_type] => utility [patent_app_number] => 10/658936 [patent_app_country] => US [patent_app_date] => 2003-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2942 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/414/07414281.pdf [firstpage_image] =>[orig_patent_app_number] => 10658936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 756291 [patent_doc_number] => 07019367 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-28 [patent_title] => 'Integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/655640 [patent_app_country] => US [patent_app_date] => 2003-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3598 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/019/07019367.pdf [firstpage_image] =>[orig_patent_app_number] => 10655640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 738855 [patent_doc_number] => 07034361 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-04-25 [patent_title] => 'Narrow body raised source/drain metal gate MOSFET' [patent_app_type] => utility [patent_app_number] => 10/653234 [patent_app_country] => US [patent_app_date] => 2003-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 2730 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/034/07034361.pdf [firstpage_image] =>[orig_patent_app_number] => 10653234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7191204 [patent_doc_number] => 20050040437 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Cascaded transistors in one well' [patent_app_type] => utility [patent_app_number] => 10/653850 [patent_app_country] => US [patent_app_date] => 2003-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2089 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20050040437.pdf [firstpage_image] =>[orig_patent_app_number] => 10653850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080581 [patent_doc_number] => 20050045961 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Enhanced gate structure' [patent_app_type] => utility [patent_app_number] => 10/652350 [patent_app_country] => US [patent_app_date] => 2003-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 803 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20050045961.pdf [firstpage_image] =>[orig_patent_app_number] => 10652350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7144039 [patent_doc_number] => 20040169268 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-02 [patent_title] => 'Circuit arrangement' [patent_app_type] => new [patent_app_number] => 10/649839 [patent_app_country] => US [patent_app_date] => 2003-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2528 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20040169268.pdf [firstpage_image] =>[orig_patent_app_number] => 10649839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 681038 [patent_doc_number] => 07084446 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'Polymer memory having a ferroelectric polymer memory material with cell sizes that are asymmetric' [patent_app_type] => utility [patent_app_number] => 10/648538 [patent_app_country] => US [patent_app_date] => 2003-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2686 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/084/07084446.pdf [firstpage_image] =>[orig_patent_app_number] => 10648538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7375735 [patent_doc_number] => 20040178516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 10/646840 [patent_app_country] => US [patent_app_date] => 2003-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4818 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 390 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20040178516.pdf [firstpage_image] =>[orig_patent_app_number] => 10646840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1113942 [patent_doc_number] => 06803725 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-10-12 [patent_title] => 'On-chip vacuum microtube device and method for making such device' [patent_app_type] => B2 [patent_app_number] => 10/646600 [patent_app_country] => US [patent_app_date] => 2003-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5488 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/803/06803725.pdf [firstpage_image] =>[orig_patent_app_number] => 10646600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7629400 [patent_doc_number] => 06818956 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-16 [patent_title] => 'Non-volatile memory device and fabrication method thereof' [patent_app_type] => B2 [patent_app_number] => 10/643335 [patent_app_country] => US [patent_app_date] => 2003-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2362 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/818/06818956.pdf [firstpage_image] =>[orig_patent_app_number] => 10643335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7313607 [patent_doc_number] => 20040033656 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-19 [patent_title] => 'Large area, fast frame rate charge coupled device' [patent_app_type] => new [patent_app_number] => 10/641640 [patent_app_country] => US [patent_app_date] => 2003-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4051 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20040033656.pdf [firstpage_image] =>[orig_patent_app_number] => 10641640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7394887 [patent_doc_number] => 20040031012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-12 [patent_title] => 'Method for ensuring correct pin assignments between system board connections using common mapping files' [patent_app_type] => new [patent_app_number] => 10/636903 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2124 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20040031012.pdf [firstpage_image] =>[orig_patent_app_number] => 10636903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7310135 [patent_doc_number] => 20040032023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-19 [patent_title] => 'Method of creating shielded structures to protect semiconductor devices' [patent_app_type] => new [patent_app_number] => 10/637240 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 3044 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20040032023.pdf [firstpage_image] =>[orig_patent_app_number] => 10637240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7368622 [patent_doc_number] => 20040026732 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-12 [patent_title] => 'Non-volatile memory capable of preventing antenna effect and fabrication thereof' [patent_app_type] => new [patent_app_number] => 10/636448 [patent_app_country] => US [patent_app_date] => 2003-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2079 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20040026732.pdf [firstpage_image] =>[orig_patent_app_number] => 10636448 [rel_patent_id] =>[rel_patent_doc_number] =>)