
Dao H. Nguyen
Examiner (ID: 14112, Phone: (571)272-1791 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2283 |
| Issued Applications | 1976 |
| Pending Applications | 142 |
| Abandoned Applications | 191 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1176110
[patent_doc_number] => 06750540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-15
[patent_title] => 'Magnetic random access memory using schottky diode'
[patent_app_type] => B2
[patent_app_number] => 10/320048
[patent_app_country] => US
[patent_app_date] => 2002-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3239
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/750/06750540.pdf
[firstpage_image] =>[orig_patent_app_number] => 10320048
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/320048 | Magnetic random access memory using schottky diode | Dec 15, 2002 | Issued |
Array
(
[id] => 1217998
[patent_doc_number] => 06707114
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-16
[patent_title] => 'Semiconductor wafer arrangement of a semiconductor wafer'
[patent_app_type] => B1
[patent_app_number] => 10/321250
[patent_app_country] => US
[patent_app_date] => 2002-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 0
[patent_no_of_words] => 3511
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/707/06707114.pdf
[firstpage_image] =>[orig_patent_app_number] => 10321250
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/321250 | Semiconductor wafer arrangement of a semiconductor wafer | Dec 15, 2002 | Issued |
Array
(
[id] => 6811723
[patent_doc_number] => 20030071273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-17
[patent_title] => 'Diode having breakdown voltage adjustable to arbitrary value without increase of parasitic capacitance and process for fabrication thereof'
[patent_app_type] => new
[patent_app_number] => 10/319768
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5841
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20030071273.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319768
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319768 | Diode having breakdown voltage adjustable to arbitrary value without increase of parasitic capacitance and process for fabrication thereof | Dec 12, 2002 | Issued |
Array
(
[id] => 6856305
[patent_doc_number] => 20030129806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-10
[patent_title] => 'Production of semiconductor integrated circuit'
[patent_app_type] => new
[patent_app_number] => 10/307354
[patent_app_country] => US
[patent_app_date] => 2002-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4643
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20030129806.pdf
[firstpage_image] =>[orig_patent_app_number] => 10307354
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/307354 | Production of semiconductor integrated circuit | Dec 1, 2002 | Issued |
Array
(
[id] => 6667595
[patent_doc_number] => 20030112578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-19
[patent_title] => 'Tuneable ferroelectric decoupling capacitor'
[patent_app_type] => new
[patent_app_number] => 10/305767
[patent_app_country] => US
[patent_app_date] => 2002-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2211
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0112/20030112578.pdf
[firstpage_image] =>[orig_patent_app_number] => 10305767
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/305767 | Tuneable ferroelectric decoupling capacitor | Nov 26, 2002 | Issued |
Array
(
[id] => 7451721
[patent_doc_number] => 20040099930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-27
[patent_title] => 'SEMICONDUCTOR APPARATUS WITH A STABLE CONTACT RESISTANCE AND A METHOD OF MAKING THE SEMICONDUCTOR APPARATUS'
[patent_app_type] => new
[patent_app_number] => 10/305540
[patent_app_country] => US
[patent_app_date] => 2002-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5972
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20040099930.pdf
[firstpage_image] =>[orig_patent_app_number] => 10305540
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/305540 | Semiconductor apparatus with a stable contact resistance and a method of making the semiconductor apparatus | Nov 26, 2002 | Issued |
Array
(
[id] => 7452018
[patent_doc_number] => 20040099966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-27
[patent_title] => 'Novel field effect transistor and method of fabrication'
[patent_app_type] => new
[patent_app_number] => 10/306640
[patent_app_country] => US
[patent_app_date] => 2002-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3919
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20040099966.pdf
[firstpage_image] =>[orig_patent_app_number] => 10306640
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/306640 | Field effect transistor and method of fabrication | Nov 26, 2002 | Issued |
Array
(
[id] => 1321437
[patent_doc_number] => 06605839
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-08-12
[patent_title] => 'Multi-level type nonvolatile semiconductor memory device'
[patent_app_type] => B2
[patent_app_number] => 10/303726
[patent_app_country] => US
[patent_app_date] => 2002-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 10735
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 368
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/605/06605839.pdf
[firstpage_image] =>[orig_patent_app_number] => 10303726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/303726 | Multi-level type nonvolatile semiconductor memory device | Nov 25, 2002 | Issued |
Array
(
[id] => 6655942
[patent_doc_number] => 20030132487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-17
[patent_title] => 'Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby'
[patent_app_type] => new
[patent_app_number] => 10/299688
[patent_app_country] => US
[patent_app_date] => 2002-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5827
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20030132487.pdf
[firstpage_image] =>[orig_patent_app_number] => 10299688
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/299688 | Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby | Nov 19, 2002 | Issued |
Array
(
[id] => 1116863
[patent_doc_number] => 06800878
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-05
[patent_title] => 'Field-effect type compound semiconductor device and method for fabricating the same'
[patent_app_type] => B2
[patent_app_number] => 10/298950
[patent_app_country] => US
[patent_app_date] => 2002-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3335
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/800/06800878.pdf
[firstpage_image] =>[orig_patent_app_number] => 10298950
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/298950 | Field-effect type compound semiconductor device and method for fabricating the same | Nov 18, 2002 | Issued |
Array
(
[id] => 1182126
[patent_doc_number] => 06740947
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-25
[patent_title] => 'MRAM with asymmetric cladded conductor'
[patent_app_type] => B1
[patent_app_number] => 10/293350
[patent_app_country] => US
[patent_app_date] => 2002-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 7558
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/740/06740947.pdf
[firstpage_image] =>[orig_patent_app_number] => 10293350
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/293350 | MRAM with asymmetric cladded conductor | Nov 12, 2002 | Issued |
Array
(
[id] => 7353467
[patent_doc_number] => 20040089871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-13
[patent_title] => 'APPARATUS FOR SUPPRESSING CROSSTALK IN IMAGE SENSORS WITHOUT DEGRADING RED LIGHT RESPONSE'
[patent_app_type] => new
[patent_app_number] => 10/292150
[patent_app_country] => US
[patent_app_date] => 2002-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1093
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20040089871.pdf
[firstpage_image] =>[orig_patent_app_number] => 10292150
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/292150 | Apparatus for suppressing crosstalk in image sensors without degrading red light response | Nov 11, 2002 | Issued |
Array
(
[id] => 1276598
[patent_doc_number] => 06649934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-11-18
[patent_title] => 'Thin film transistor array panel for a liquid crystal display and methods for manufacturing the same'
[patent_app_type] => B2
[patent_app_number] => 10/288440
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 46
[patent_no_of_words] => 11689
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/649/06649934.pdf
[firstpage_image] =>[orig_patent_app_number] => 10288440
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/288440 | Thin film transistor array panel for a liquid crystal display and methods for manufacturing the same | Nov 5, 2002 | Issued |
Array
(
[id] => 6626946
[patent_doc_number] => 20030102479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-05
[patent_title] => 'Crystalline silicon thin film transistor panel for LCD and method of fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/290050
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8231
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20030102479.pdf
[firstpage_image] =>[orig_patent_app_number] => 10290050
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/290050 | Crystalline silicon thin film transistor panel for LCD and method of fabricating the same | Nov 5, 2002 | Abandoned |
Array
(
[id] => 6816069
[patent_doc_number] => 20030067027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-10
[patent_title] => 'Charge pump or other charge storage capacitor including PZT layer for combined use as encapsulation layer and dielectric layer of ferroelectric capacitor and a method for manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/288317
[patent_app_country] => US
[patent_app_date] => 2002-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5157
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20030067027.pdf
[firstpage_image] =>[orig_patent_app_number] => 10288317
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/288317 | Charge pump or other charge storage capacitor including PZT layer for combined use as encapsulation layer and dielectric layer of ferroelectric capacitor and a method for manufacturing the same | Nov 3, 2002 | Abandoned |
Array
(
[id] => 1253283
[patent_doc_number] => 06670223
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-30
[patent_title] => 'Coupled-cap flip chip BGA package with improved cap design for reduced interfacial stresses'
[patent_app_type] => B2
[patent_app_number] => 10/285023
[patent_app_country] => US
[patent_app_date] => 2002-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 2924
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/670/06670223.pdf
[firstpage_image] =>[orig_patent_app_number] => 10285023
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/285023 | Coupled-cap flip chip BGA package with improved cap design for reduced interfacial stresses | Oct 30, 2002 | Issued |
Array
(
[id] => 7189490
[patent_doc_number] => 20040084694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Method and apparatus of multiplejunction solar cell structure with high band gap heterojunction middle cell'
[patent_app_type] => new
[patent_app_number] => 10/285780
[patent_app_country] => US
[patent_app_date] => 2002-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4394
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20040084694.pdf
[firstpage_image] =>[orig_patent_app_number] => 10285780
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/285780 | Method and apparatus of multiplejunction solar cell structure with high band gap heterojunction middle cell | Oct 30, 2002 | Issued |
Array
(
[id] => 7159582
[patent_doc_number] => 20040075160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-22
[patent_title] => 'Transient voltage suppressor having an epitaxial layer for higher avalanche voltage operation'
[patent_app_type] => new
[patent_app_number] => 10/274450
[patent_app_country] => US
[patent_app_date] => 2002-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3859
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20040075160.pdf
[firstpage_image] =>[orig_patent_app_number] => 10274450
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/274450 | Transient voltage suppressor having an epitaxial layer for higher avalanche voltage operation | Oct 17, 2002 | Abandoned |
Array
(
[id] => 6867670
[patent_doc_number] => 20030080359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => 'Structure with through hole, production method thereof, and liquid discharge head'
[patent_app_type] => new
[patent_app_number] => 10/270650
[patent_app_country] => US
[patent_app_date] => 2002-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7548
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20030080359.pdf
[firstpage_image] =>[orig_patent_app_number] => 10270650
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/270650 | Structure with through hole, production method thereof, and liquid discharge head | Oct 15, 2002 | Issued |
Array
(
[id] => 7204783
[patent_doc_number] => 20040070015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-15
[patent_title] => 'Ferroelectric device and method for making'
[patent_app_type] => new
[patent_app_number] => 10/271241
[patent_app_country] => US
[patent_app_date] => 2002-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2461
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20040070015.pdf
[firstpage_image] =>[orig_patent_app_number] => 10271241
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/271241 | Ferroelectric device and method for making | Oct 14, 2002 | Issued |