Dao H. Nguyen

Array ( [id] => 6845356 [patent_doc_number] => 20030164523 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-04 [patent_title] => 'Semiconductor circuit arrangement and a method for producing same' [patent_app_type] => new [patent_app_number] => 10/148240 [patent_app_country] => US [patent_app_date] => 2002-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2223 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20030164523.pdf [firstpage_image] =>[orig_patent_app_number] => 10148240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1189840 [patent_doc_number] => 06734484 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Vertical transistor DRAM structure and its manufacturing methods' [patent_app_type] => B2 [patent_app_number] => 10/227438 [patent_app_country] => US [patent_app_date] => 2002-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 24 [patent_no_of_words] => 7047 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 408 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734484.pdf [firstpage_image] =>[orig_patent_app_number] => 10227438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6317230 [patent_doc_number] => 20020195719 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Insitu radiation protection of integrated circuits' [patent_app_type] => new [patent_app_number] => 10/226163 [patent_app_country] => US [patent_app_date] => 2002-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2930 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20020195719.pdf [firstpage_image] =>[orig_patent_app_number] => 10226163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1102796 [patent_doc_number] => 06815821 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-09 [patent_title] => 'Method of fabricating seal-ring structure with ESD protection' [patent_app_type] => B2 [patent_app_number] => 10/217650 [patent_app_country] => US [patent_app_date] => 2002-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 1685 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815821.pdf [firstpage_image] =>[orig_patent_app_number] => 10217650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1098484 [patent_doc_number] => 06822626 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-23 [patent_title] => 'Design, fabrication, testing, and conditioning of micro-components for use in a light-emitting panel' [patent_app_type] => B2 [patent_app_number] => 10/214768 [patent_app_country] => US [patent_app_date] => 2002-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 22 [patent_no_of_words] => 9221 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/822/06822626.pdf [firstpage_image] =>[orig_patent_app_number] => 10214768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1254230 [patent_doc_number] => 06670656 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'Current-amplifying logarithmic mode CMOS image sensor' [patent_app_type] => B1 [patent_app_number] => 10/217350 [patent_app_country] => US [patent_app_date] => 2002-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 3139 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 341 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/670/06670656.pdf [firstpage_image] =>[orig_patent_app_number] => 10217350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1207025 [patent_doc_number] => 06717207 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-06 [patent_title] => 'Non-volatile semiconductor memory device of which bit line withstand voltage can be increased' [patent_app_type] => B2 [patent_app_number] => 10/211338 [patent_app_country] => US [patent_app_date] => 2002-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 27 [patent_no_of_words] => 4576 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/717/06717207.pdf [firstpage_image] =>[orig_patent_app_number] => 10211338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837231 [patent_doc_number] => 20030034571 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/211350 [patent_app_country] => US [patent_app_date] => 2002-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3626 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034571.pdf [firstpage_image] =>[orig_patent_app_number] => 10211350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6686345 [patent_doc_number] => 20030030068 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Nitride-based semiconductor element' [patent_app_type] => new [patent_app_number] => 10/211340 [patent_app_country] => US [patent_app_date] => 2002-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 18465 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20030030068.pdf [firstpage_image] =>[orig_patent_app_number] => 10211340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6713803 [patent_doc_number] => 20030025151 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'EEPROM memory cell and method of forming the same' [patent_app_type] => new [patent_app_number] => 10/210446 [patent_app_country] => US [patent_app_date] => 2002-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4519 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20030025151.pdf [firstpage_image] =>[orig_patent_app_number] => 10210446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1182877 [patent_doc_number] => 06737682 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-18 [patent_title] => 'High voltage tolerant and low voltage triggering floating-well silicon controlled rectifier on silicon-on-insulator for input or output' [patent_app_type] => B1 [patent_app_number] => 10/209150 [patent_app_country] => US [patent_app_date] => 2002-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 4066 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/737/06737682.pdf [firstpage_image] =>[orig_patent_app_number] => 10209150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7386436 [patent_doc_number] => 20040021148 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Sensitive bidirectional static switch' [patent_app_type] => new [patent_app_number] => 10/182540 [patent_app_country] => US [patent_app_date] => 2002-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1951 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0021/20040021148.pdf [firstpage_image] =>[orig_patent_app_number] => 10182540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6839876 [patent_doc_number] => 20030037216 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Memory module' [patent_app_type] => new [patent_app_number] => 10/205040 [patent_app_country] => US [patent_app_date] => 2002-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9162 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20030037216.pdf [firstpage_image] =>[orig_patent_app_number] => 10205040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1136126 [patent_doc_number] => 06784450 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-31 [patent_title] => 'Graded base GaAsSb for high speed GaAs HBT' [patent_app_type] => B2 [patent_app_number] => 10/200900 [patent_app_country] => US [patent_app_date] => 2002-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3441 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784450.pdf [firstpage_image] =>[orig_patent_app_number] => 10200900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1128227 [patent_doc_number] => 06791133 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-14 [patent_title] => 'Interposer capacitor built on silicon wafer and joined to a ceramic substrate' [patent_app_type] => B2 [patent_app_number] => 10/200479 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3465 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/791/06791133.pdf [firstpage_image] =>[orig_patent_app_number] => 10200479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6713793 [patent_doc_number] => 20030025141 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'Arrangement of trenches in a semiconductor substrate, in particular for trench capacitors' [patent_app_type] => new [patent_app_number] => 10/199450 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2316 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20030025141.pdf [firstpage_image] =>[orig_patent_app_number] => 10199450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7348486 [patent_doc_number] => 20040012100 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'Photosensitive imaging device having photosites isolated with deep trenches' [patent_app_type] => new [patent_app_number] => 10/199840 [patent_app_country] => US [patent_app_date] => 2002-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2405 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20040012100.pdf [firstpage_image] =>[orig_patent_app_number] => 10199840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6785738 [patent_doc_number] => 20030136977 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-24 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => new [patent_app_number] => 10/193250 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6765 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20030136977.pdf [firstpage_image] =>[orig_patent_app_number] => 10193250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7427199 [patent_doc_number] => 20040007710 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Novelty light assembly and method for making the same' [patent_app_type] => new [patent_app_number] => 10/194350 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2393 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20040007710.pdf [firstpage_image] =>[orig_patent_app_number] => 10194350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7427215 [patent_doc_number] => 20040007712 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Five volt tolerant input scheme using a switched CMOS pass gate' [patent_app_type] => new [patent_app_number] => 10/194650 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4760 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20040007712.pdf [firstpage_image] =>[orig_patent_app_number] => 10194650 [rel_patent_id] =>[rel_patent_doc_number] =>)