Dao H. Nguyen

Array ( [id] => 6849299 [patent_doc_number] => 20030141501 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-31 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 10/193150 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5019 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20030141501.pdf [firstpage_image] =>[orig_patent_app_number] => 10193150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1248170 [patent_doc_number] => 06673657 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-06 [patent_title] => 'Kill index analysis for automatic defect classification in semiconductor wafers' [patent_app_type] => B2 [patent_app_number] => 10/195769 [patent_app_country] => US [patent_app_date] => 2002-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 6438 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/673/06673657.pdf [firstpage_image] =>[orig_patent_app_number] => 10195769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1089065 [patent_doc_number] => 06828179 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-07 [patent_title] => 'Semiconductor device and method for manufacturing same' [patent_app_type] => B2 [patent_app_number] => 10/190550 [patent_app_country] => US [patent_app_date] => 2002-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 122 [patent_no_of_words] => 29447 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/828/06828179.pdf [firstpage_image] =>[orig_patent_app_number] => 10190550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6742905 [patent_doc_number] => 20030020088 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Light-emitting device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/189439 [patent_app_country] => US [patent_app_date] => 2002-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 11859 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20030020088.pdf [firstpage_image] =>[orig_patent_app_number] => 10189439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7356969 [patent_doc_number] => 20040004236 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-08 [patent_title] => 'Method for producing crystallographically textured electrodes for textured PZT capacitors' [patent_app_type] => new [patent_app_number] => 10/190350 [patent_app_country] => US [patent_app_date] => 2002-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4392 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20040004236.pdf [firstpage_image] =>[orig_patent_app_number] => 10190350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6803407 [patent_doc_number] => 20030230801 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-18 [patent_title] => 'Semiconductor device assemblies and packages including multiple semiconductor devices and methods' [patent_app_type] => new [patent_app_number] => 10/184340 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10371 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20030230801.pdf [firstpage_image] =>[orig_patent_app_number] => 10184340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1178366 [patent_doc_number] => 06747298 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-08 [patent_title] => 'Collets for bonding of light emitting diodes having shaped substrates' [patent_app_type] => B2 [patent_app_number] => 10/185350 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 6946 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/747/06747298.pdf [firstpage_image] =>[orig_patent_app_number] => 10185350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1214164 [patent_doc_number] => 06710391 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => 'Integrated DRAM process/structure using contact pillars' [patent_app_type] => B2 [patent_app_number] => 10/180140 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 28 [patent_no_of_words] => 11818 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/710/06710391.pdf [firstpage_image] =>[orig_patent_app_number] => 10180140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6832777 [patent_doc_number] => 20030160322 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-28 [patent_title] => 'Monolithic microwave integrated circuit package having thermal via' [patent_app_type] => new [patent_app_number] => 10/064240 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3538 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0160/20030160322.pdf [firstpage_image] =>[orig_patent_app_number] => 10064240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6316906 [patent_doc_number] => 20020195636 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Semiconductor memory with trench capacitor and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/178742 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4850 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20020195636.pdf [firstpage_image] =>[orig_patent_app_number] => 10178742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1336518 [patent_doc_number] => 06593237 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-15 [patent_title] => 'Method for manufacturing a low dielectric constant stop layer for integrated circuit interconnects' [patent_app_type] => B1 [patent_app_number] => 10/179047 [patent_app_country] => US [patent_app_date] => 2002-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2510 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/593/06593237.pdf [firstpage_image] =>[orig_patent_app_number] => 10179047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6823819 [patent_doc_number] => 20030234441 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'Method of mounting a leadless package and structure therefor' [patent_app_type] => new [patent_app_number] => 10/177940 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2797 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0234/20030234441.pdf [firstpage_image] =>[orig_patent_app_number] => 10177940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1254267 [patent_doc_number] => 06670672 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'Structure of discrete NROM cell' [patent_app_type] => B1 [patent_app_number] => 10/175839 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 2425 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/670/06670672.pdf [firstpage_image] =>[orig_patent_app_number] => 10175839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6823828 [patent_doc_number] => 20030234450 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'Ultralow dielectric constant material as an intralevel or interlevel dielectric in a semiconductor device' [patent_app_type] => new [patent_app_number] => 10/174749 [patent_app_country] => US [patent_app_date] => 2002-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9932 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0234/20030234450.pdf [firstpage_image] =>[orig_patent_app_number] => 10174749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1254330 [patent_doc_number] => 06670691 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'Shallow trench isolation fill process' [patent_app_type] => B1 [patent_app_number] => 10/174550 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 1584 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/670/06670691.pdf [firstpage_image] =>[orig_patent_app_number] => 10174550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1145862 [patent_doc_number] => 06777957 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-17 [patent_title] => 'Test structure to measure interlayer dielectric effects and breakdown and detect metal defects in flash memories' [patent_app_type] => B1 [patent_app_number] => 10/174734 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5919 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/777/06777957.pdf [firstpage_image] =>[orig_patent_app_number] => 10174734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1159793 [patent_doc_number] => 06762492 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-13 [patent_title] => 'Semiconductor device, image scanning unit and image forming apparatus' [patent_app_type] => B2 [patent_app_number] => 10/171549 [patent_app_country] => US [patent_app_date] => 2002-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 10576 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/762/06762492.pdf [firstpage_image] =>[orig_patent_app_number] => 10171549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1090211 [patent_doc_number] => 06828685 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-07 [patent_title] => 'Memory device having a semiconducting polymer film' [patent_app_type] => B2 [patent_app_number] => 10/171738 [patent_app_country] => US [patent_app_date] => 2002-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 7856 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/828/06828685.pdf [firstpage_image] =>[orig_patent_app_number] => 10171738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1384207 [patent_doc_number] => 06559493 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-06 [patent_title] => 'High density stacked mim capacitor structure' [patent_app_type] => B2 [patent_app_number] => 10/167864 [patent_app_country] => US [patent_app_date] => 2002-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4418 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 353 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/559/06559493.pdf [firstpage_image] =>[orig_patent_app_number] => 10167864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1280986 [patent_doc_number] => 06642106 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-04 [patent_title] => 'Method for increasing core gain in flash memory device using strained silicon' [patent_app_type] => B1 [patent_app_number] => 10/159323 [patent_app_country] => US [patent_app_date] => 2002-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 5095 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/642/06642106.pdf [firstpage_image] =>[orig_patent_app_number] => 10159323 [rel_patent_id] =>[rel_patent_doc_number] =>)