Dao H. Nguyen

Array ( [id] => 1090133 [patent_doc_number] => 06828650 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-07 [patent_title] => 'Bipolar junction transistor structure with improved current gain characteristics' [patent_app_type] => B2 [patent_app_number] => 10/160940 [patent_app_country] => US [patent_app_date] => 2002-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5028 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/828/06828650.pdf [firstpage_image] =>[orig_patent_app_number] => 10160940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6701693 [patent_doc_number] => 20030224573 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-04 [patent_title] => 'HIGH PERFORMANCE LOGIC AND HIGH DENSITY EMBEDDED DRAM WITH BORDERLESS CONTACT AND ANTISPACER' [patent_app_type] => new [patent_app_number] => 10/160540 [patent_app_country] => US [patent_app_date] => 2002-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7611 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20030224573.pdf [firstpage_image] =>[orig_patent_app_number] => 10160540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6385007 [patent_doc_number] => 20020179961 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Nonvolatile semiconductor memory device and manufacturing method of nonvolatile semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/156142 [patent_app_country] => US [patent_app_date] => 2002-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 35 [patent_no_of_words] => 7567 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20020179961.pdf [firstpage_image] =>[orig_patent_app_number] => 10156142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7143922 [patent_doc_number] => 20040169198 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-02 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 10/478800 [patent_app_country] => US [patent_app_date] => 2003-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9020 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20040169198.pdf [firstpage_image] =>[orig_patent_app_number] => 10478800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6546930 [patent_doc_number] => 20020163842 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-07 [patent_title] => 'Dram cell configuration and method for fabricating the dram cell configuration' [patent_app_type] => new [patent_app_number] => 10/156540 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4176 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20020163842.pdf [firstpage_image] =>[orig_patent_app_number] => 10156540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140872 [patent_doc_number] => 06781188 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/153738 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 33 [patent_no_of_words] => 5436 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781188.pdf [firstpage_image] =>[orig_patent_app_number] => 10153738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6820076 [patent_doc_number] => 20030218237 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-27 [patent_title] => 'Apparatus and method for molding a semiconductor die package with enhanced thermal conductivity' [patent_app_type] => new [patent_app_number] => 10/154640 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6391 [patent_no_of_claims] => 74 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20030218237.pdf [firstpage_image] =>[orig_patent_app_number] => 10154640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6254368 [patent_doc_number] => 20020185661 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Semiconductor device and process for producing the same' [patent_app_type] => new [patent_app_number] => 10/152350 [patent_app_country] => US [patent_app_date] => 2002-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 9701 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20020185661.pdf [firstpage_image] =>[orig_patent_app_number] => 10152350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1274193 [patent_doc_number] => 06649542 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-18 [patent_title] => 'Multi-level type nonvolatile semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/146949 [patent_app_country] => US [patent_app_date] => 2002-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 10707 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/649/06649542.pdf [firstpage_image] =>[orig_patent_app_number] => 10146949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6443361 [patent_doc_number] => 20020176972 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Contact chain for testing and its relevantly debugging method' [patent_app_type] => new [patent_app_number] => 10/145718 [patent_app_country] => US [patent_app_date] => 2002-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3926 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20020176972.pdf [firstpage_image] =>[orig_patent_app_number] => 10145718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 998644 [patent_doc_number] => 06910812 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-28 [patent_title] => 'Small-scale optoelectronic package' [patent_app_type] => utility [patent_app_number] => 10/146550 [patent_app_country] => US [patent_app_date] => 2002-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 57 [patent_no_of_words] => 29528 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/910/06910812.pdf [firstpage_image] =>[orig_patent_app_number] => 10146550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1182031 [patent_doc_number] => 06740923 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-25 [patent_title] => 'Capacitor structure' [patent_app_type] => B2 [patent_app_number] => 10/145250 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 5671 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/740/06740923.pdf [firstpage_image] =>[orig_patent_app_number] => 10145250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6742926 [patent_doc_number] => 20030020109 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Nonvolatile semiconductor memory device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/139744 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5501 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20030020109.pdf [firstpage_image] =>[orig_patent_app_number] => 10139744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 972511 [patent_doc_number] => 06936854 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'Optoelectronic substrate' [patent_app_type] => utility [patent_app_number] => 10/137350 [patent_app_country] => US [patent_app_date] => 2002-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 28 [patent_no_of_words] => 9595 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/936/06936854.pdf [firstpage_image] =>[orig_patent_app_number] => 10137350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5856289 [patent_doc_number] => 20020121640 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-05 [patent_title] => 'Active matrix electro-luminescent display with an organic leveling layer' [patent_app_type] => new [patent_app_number] => 10/137040 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3964 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20020121640.pdf [firstpage_image] =>[orig_patent_app_number] => 10137040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6627126 [patent_doc_number] => 20030102492 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-05 [patent_title] => 'METAL OXIDE SEMICONDUCTOR TRANSISTOR WITH SELF-ALIGNED CHANNEL IMPLANT' [patent_app_type] => new [patent_app_number] => 10/133556 [patent_app_country] => US [patent_app_date] => 2002-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5998 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20030102492.pdf [firstpage_image] =>[orig_patent_app_number] => 10133556 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5784816 [patent_doc_number] => 20020159316 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-31 [patent_title] => 'Semiconductor memory cell and method of fabricating a semiconductor memory cell' [patent_app_type] => new [patent_app_number] => 10/133337 [patent_app_country] => US [patent_app_date] => 2002-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5667 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20020159316.pdf [firstpage_image] =>[orig_patent_app_number] => 10133337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6776717 [patent_doc_number] => 20030047797 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-13 [patent_title] => 'Bow control in an electronic package' [patent_app_type] => new [patent_app_number] => 10/118580 [patent_app_country] => US [patent_app_date] => 2002-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2203 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 23 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20030047797.pdf [firstpage_image] =>[orig_patent_app_number] => 10118580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 659690 [patent_doc_number] => 07105914 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-12 [patent_title] => 'Integrated circuit and seed layers' [patent_app_type] => utility [patent_app_number] => 10/117041 [patent_app_country] => US [patent_app_date] => 2002-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 47 [patent_no_of_words] => 16404 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/105/07105914.pdf [firstpage_image] =>[orig_patent_app_number] => 10117041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6733380 [patent_doc_number] => 20030011015 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-16 [patent_title] => 'Capacitor with high dielectric constant materials' [patent_app_type] => new [patent_app_number] => 10/115340 [patent_app_country] => US [patent_app_date] => 2002-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2797 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20030011015.pdf [firstpage_image] =>[orig_patent_app_number] => 10115340 [rel_patent_id] =>[rel_patent_doc_number] =>)