Dao H. Nguyen

Array ( [id] => 1189913 [patent_doc_number] => 06734513 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Semiconductor device and microrelay' [patent_app_type] => B2 [patent_app_number] => 09/999250 [patent_app_country] => US [patent_app_date] => 2001-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 39 [patent_no_of_words] => 3610 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734513.pdf [firstpage_image] =>[orig_patent_app_number] => 09999250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6348776 [patent_doc_number] => 20020056855 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-16 [patent_title] => 'Chip carrier assembly' [patent_app_type] => new [patent_app_number] => 10/012850 [patent_app_country] => US [patent_app_date] => 2001-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2344 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20020056855.pdf [firstpage_image] =>[orig_patent_app_number] => 10012850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1421924 [patent_doc_number] => 06518588 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'Magnetic random access memory with thermally stable magnetic tunnel junction cells' [patent_app_type] => B1 [patent_app_number] => 09/982576 [patent_app_country] => US [patent_app_date] => 2001-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3947 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518588.pdf [firstpage_image] =>[orig_patent_app_number] => 09982576 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 988772 [patent_doc_number] => 06922327 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-26 [patent_title] => 'Photolithographically-patterned variable capacitor structures and method of making' [patent_app_type] => utility [patent_app_number] => 09/975358 [patent_app_country] => US [patent_app_date] => 2001-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 61 [patent_no_of_words] => 16784 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/922/06922327.pdf [firstpage_image] =>[orig_patent_app_number] => 09975358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6816065 [patent_doc_number] => 20030067023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-10 [patent_title] => 'Metal-insulator-metal (MIM) capacitor structure and methods of fabricating same' [patent_app_type] => new [patent_app_number] => 09/973640 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8471 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20030067023.pdf [firstpage_image] =>[orig_patent_app_number] => 09973640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6123283 [patent_doc_number] => 20020074567 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-20 [patent_title] => 'Compensation semiconductor component and method of fabricating the semiconductor component' [patent_app_type] => new [patent_app_number] => 09/974650 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6242 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0074/20020074567.pdf [firstpage_image] =>[orig_patent_app_number] => 09974650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1361764 [patent_doc_number] => 06569745 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-27 [patent_title] => 'Shared bit line cross point memory array' [patent_app_type] => B2 [patent_app_number] => 09/965586 [patent_app_country] => US [patent_app_date] => 2001-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 2623 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/569/06569745.pdf [firstpage_image] =>[orig_patent_app_number] => 09965586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 504917 [patent_doc_number] => 07202165 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-10 [patent_title] => 'Electronic device having a stacked wiring layer including Al and Ti' [patent_app_type] => utility [patent_app_number] => 09/945714 [patent_app_country] => US [patent_app_date] => 2001-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 7214 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/202/07202165.pdf [firstpage_image] =>[orig_patent_app_number] => 09945714 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1293341 [patent_doc_number] => 06630706 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-07 [patent_title] => 'Localized array threshold voltage implant to enhance charge storage within DRAM memory cells' [patent_app_type] => B2 [patent_app_number] => 09/945252 [patent_app_country] => US [patent_app_date] => 2001-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5371 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/630/06630706.pdf [firstpage_image] =>[orig_patent_app_number] => 09945252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597966 [patent_doc_number] => 06492727 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-10 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/930943 [patent_app_country] => US [patent_app_date] => 2001-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 27 [patent_no_of_words] => 13478 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/492/06492727.pdf [firstpage_image] =>[orig_patent_app_number] => 09930943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6060395 [patent_doc_number] => 20020030270 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-14 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 09/930942 [patent_app_country] => US [patent_app_date] => 2001-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 13638 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20020030270.pdf [firstpage_image] =>[orig_patent_app_number] => 09930942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1507193 [patent_doc_number] => 06440755 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Method for increasing fracture toughness and reducing brittleness of ferroelectric polymer' [patent_app_type] => B1 [patent_app_number] => 09/922309 [patent_app_country] => US [patent_app_date] => 2001-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2288 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/440/06440755.pdf [firstpage_image] =>[orig_patent_app_number] => 09922309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1302916 [patent_doc_number] => 06620695 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-09-16 [patent_title] => 'Method for increasing fracture toughness and reducing brittleness of semi-crystalline polymer' [patent_app_type] => B2 [patent_app_number] => 09/922310 [patent_app_country] => US [patent_app_date] => 2001-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2046 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/620/06620695.pdf [firstpage_image] =>[orig_patent_app_number] => 09922310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6746761 [patent_doc_number] => 20030023944 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Method for ensuring correct pin assignments between system board connections using common mapping files' [patent_app_type] => new [patent_app_number] => 09/911997 [patent_app_country] => US [patent_app_date] => 2001-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2084 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20030023944.pdf [firstpage_image] =>[orig_patent_app_number] => 09911997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6503617 [patent_doc_number] => 20020025677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-28 [patent_title] => 'Dry etching method and apparatus' [patent_app_type] => new [patent_app_number] => 09/909819 [patent_app_country] => US [patent_app_date] => 2001-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6532 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20020025677.pdf [firstpage_image] =>[orig_patent_app_number] => 09909819 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1340700 [patent_doc_number] => 06593641 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-15 [patent_title] => 'Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits' [patent_app_type] => B1 [patent_app_number] => 09/906550 [patent_app_country] => US [patent_app_date] => 2001-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 35 [patent_no_of_words] => 6454 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/593/06593641.pdf [firstpage_image] =>[orig_patent_app_number] => 09906550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5933347 [patent_doc_number] => 20020060321 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-23 [patent_title] => 'Minimally- patterned, thin-film semiconductor devices for display applications' [patent_app_type] => new [patent_app_number] => 09/904435 [patent_app_country] => US [patent_app_date] => 2001-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 14961 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20020060321.pdf [firstpage_image] =>[orig_patent_app_number] => 09904435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1403923 [patent_doc_number] => 06531732 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-11 [patent_title] => 'Nonvolatile semiconductor memory device, process of manufacturing the same and method of operating the same' [patent_app_type] => B2 [patent_app_number] => 09/897434 [patent_app_country] => US [patent_app_date] => 2001-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 62 [patent_no_of_words] => 8564 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/531/06531732.pdf [firstpage_image] =>[orig_patent_app_number] => 09897434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6656480 [patent_doc_number] => 20030009732 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Method and apparatus for analyzing small signal response and noise in nonlinear circuits' [patent_app_type] => new [patent_app_number] => 09/896079 [patent_app_country] => US [patent_app_date] => 2001-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4280 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20030009732.pdf [firstpage_image] =>[orig_patent_app_number] => 09896079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6753375 [patent_doc_number] => 20030001151 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Discrete polymer memory array and method of making same' [patent_app_type] => new [patent_app_number] => 09/896656 [patent_app_country] => US [patent_app_date] => 2001-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5035 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20030001151.pdf [firstpage_image] =>[orig_patent_app_number] => 09896656 [rel_patent_id] =>[rel_patent_doc_number] =>)