Dao H. Nguyen

Array ( [id] => 6327356 [patent_doc_number] => 20020197812 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'METHOD FOR INTEGRATING HIGH-VOLTAGE DEVICE AND LOW-VOLTAGE DEVICE' [patent_app_type] => new [patent_app_number] => 09/888909 [patent_app_country] => US [patent_app_date] => 2001-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2216 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20020197812.pdf [firstpage_image] =>[orig_patent_app_number] => 09888909 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7421070 [patent_doc_number] => 20040000678 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-01 [patent_title] => 'Memory structures' [patent_app_type] => new [patent_app_number] => 10/177240 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4325 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0000/20040000678.pdf [firstpage_image] =>[orig_patent_app_number] => 10177240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6999309 [patent_doc_number] => 20010053090 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Semiconductor storage device' [patent_app_type] => new [patent_app_number] => 09/881315 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 15400 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0053/20010053090.pdf [firstpage_image] =>[orig_patent_app_number] => 09881315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7012614 [patent_doc_number] => 20010050418 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-13 [patent_title] => 'Semiconductor device with semiconductor chip on flexible tape' [patent_app_type] => new [patent_app_number] => 09/878197 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4941 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20010050418.pdf [firstpage_image] =>[orig_patent_app_number] => 09878197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623518 [patent_doc_number] => 06686647 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-03 [patent_title] => 'Gunn diode and method of manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 09/878387 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 7098 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/686/06686647.pdf [firstpage_image] =>[orig_patent_app_number] => 09878387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6141741 [patent_doc_number] => 20020001894 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-03 [patent_title] => 'Semiconductor memory device for reducing power consumption during refresh' [patent_app_type] => new [patent_app_number] => 09/879317 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2188 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20020001894.pdf [firstpage_image] =>[orig_patent_app_number] => 09879317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522267 [patent_doc_number] => 06414362 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Power semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/879467 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1991 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414362.pdf [firstpage_image] =>[orig_patent_app_number] => 09879467 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416558 [patent_doc_number] => 06509246 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-01-21 [patent_title] => 'Production of semiconductor integrated circuit' [patent_app_type] => B2 [patent_app_number] => 09/877207 [patent_app_country] => US [patent_app_date] => 2001-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4566 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/509/06509246.pdf [firstpage_image] =>[orig_patent_app_number] => 09877207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5870692 [patent_doc_number] => 20020047194 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Semiconductor device and lead frame assembly/lead frame for making a semiconductor device' [patent_app_type] => new [patent_app_number] => 09/878637 [patent_app_country] => US [patent_app_date] => 2001-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2436 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20020047194.pdf [firstpage_image] =>[orig_patent_app_number] => 09878637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1351425 [patent_doc_number] => 06580095 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-17 [patent_title] => 'Circuit-containing photodetector, method of manufacturing the same, and optical device using circuit-containing photodetector' [patent_app_type] => B2 [patent_app_number] => 09/874997 [patent_app_country] => US [patent_app_date] => 2001-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 37 [patent_no_of_words] => 10800 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/580/06580095.pdf [firstpage_image] =>[orig_patent_app_number] => 09874997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1386637 [patent_doc_number] => 06555880 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-29 [patent_title] => 'Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby' [patent_app_type] => B2 [patent_app_number] => 09/875187 [patent_app_country] => US [patent_app_date] => 2001-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 5735 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/555/06555880.pdf [firstpage_image] =>[orig_patent_app_number] => 09875187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7012508 [patent_doc_number] => 20010050374 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-13 [patent_title] => 'Diode having breakdown voltage adjustable to arbitrary value without increase of parasitic capacitance and process for fabrication thereof' [patent_app_type] => new [patent_app_number] => 09/875517 [patent_app_country] => US [patent_app_date] => 2001-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5840 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20010050374.pdf [firstpage_image] =>[orig_patent_app_number] => 09875517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7631416 [patent_doc_number] => 06635516 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-21 [patent_title] => 'Substrate dropping prevention mechanism and substrate inspection device provided therewith' [patent_app_type] => B1 [patent_app_number] => 09/857489 [patent_app_country] => US [patent_app_date] => 2001-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 3746 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/635/06635516.pdf [firstpage_image] =>[orig_patent_app_number] => 09857489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6753461 [patent_doc_number] => 20030001237 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Flexible polyimide circuits having predetermined via angles' [patent_app_type] => new [patent_app_number] => 09/874647 [patent_app_country] => US [patent_app_date] => 2001-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3751 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20030001237.pdf [firstpage_image] =>[orig_patent_app_number] => 09874647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1404252 [patent_doc_number] => 06541860 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Barrier-to-seed layer alloying in integrated circuit interconnects' [patent_app_type] => B1 [patent_app_number] => 09/875457 [patent_app_country] => US [patent_app_date] => 2001-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 3350 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/541/06541860.pdf [firstpage_image] =>[orig_patent_app_number] => 09875457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354304 [patent_doc_number] => 06594816 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-15 [patent_title] => 'Method and an apparatus for synthesizing a programmable logic circuit' [patent_app_type] => B1 [patent_app_number] => 09/875708 [patent_app_country] => US [patent_app_date] => 2001-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 9 [patent_no_of_words] => 3847 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/594/06594816.pdf [firstpage_image] =>[orig_patent_app_number] => 09875708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1418692 [patent_doc_number] => 06525340 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-25 [patent_title] => 'Semiconductor device with junction isolation' [patent_app_type] => B2 [patent_app_number] => 09/873497 [patent_app_country] => US [patent_app_date] => 2001-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 3105 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/525/06525340.pdf [firstpage_image] =>[orig_patent_app_number] => 09873497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1053823 [patent_doc_number] => 06858939 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-22 [patent_title] => 'Integrated circuit diagonal wiring architectures with zag conductors' [patent_app_type] => utility [patent_app_number] => 09/681776 [patent_app_country] => US [patent_app_date] => 2001-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 25 [patent_no_of_words] => 7683 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/858/06858939.pdf [firstpage_image] =>[orig_patent_app_number] => 09681776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1366027 [patent_doc_number] => 06581192 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-17 [patent_title] => 'Method and system for providing a heuristic approach for testing cell libraries' [patent_app_type] => B1 [patent_app_number] => 09/872065 [patent_app_country] => US [patent_app_date] => 2001-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4116 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/581/06581192.pdf [firstpage_image] =>[orig_patent_app_number] => 09872065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6998399 [patent_doc_number] => 20010052605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Lock in pinned photodiode photodetector' [patent_app_type] => new [patent_app_number] => 09/867846 [patent_app_country] => US [patent_app_date] => 2001-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1181 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20010052605.pdf [firstpage_image] =>[orig_patent_app_number] => 09867846 [rel_patent_id] =>[rel_patent_doc_number] =>)