
Darlington Ly
Examiner (ID: 22, Phone: (571)272-2617 , Office: P/2914 )
| Most Active Art Unit | 2914 |
| Art Unit(s) | 2962, 2914, 2917 |
| Total Applications | 4527 |
| Issued Applications | 4184 |
| Pending Applications | 73 |
| Abandoned Applications | 287 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17360070
[patent_doc_number] => 20220020866
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/489291
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17489291
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/489291 | Semiconductor device and method of forming the same | Sep 28, 2021 | Issued |
Array
(
[id] => 17833824
[patent_doc_number] => 20220271128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => HYBRID COMPONENT WITH SILICON AND WIDE BANDGAP SEMCONDUCTOR MATERIAL IN SILICON RECESS
[patent_app_type] => utility
[patent_app_number] => 17/487187
[patent_app_country] => US
[patent_app_date] => 2021-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21586
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17487187
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/487187 | HYBRID COMPONENT WITH SILICON AND WIDE BANDGAP SEMCONDUCTOR MATERIAL IN SILICON RECESS | Sep 27, 2021 | Pending |
Array
(
[id] => 18804490
[patent_doc_number] => 11837656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-05
[patent_title] => Nitride semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/481419
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6432
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17481419
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/481419 | Nitride semiconductor device | Sep 21, 2021 | Issued |
Array
(
[id] => 19741155
[patent_doc_number] => 12218000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Semiconductor processing method
[patent_app_type] => utility
[patent_app_number] => 17/481979
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9313
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17481979
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/481979 | Semiconductor processing method | Sep 21, 2021 | Issued |
Array
(
[id] => 18623925
[patent_doc_number] => 11756982
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Methods of parallel transfer of micro-devices using mask layer
[patent_app_type] => utility
[patent_app_number] => 17/479996
[patent_app_country] => US
[patent_app_date] => 2021-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 9701
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17479996
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/479996 | Methods of parallel transfer of micro-devices using mask layer | Sep 19, 2021 | Issued |
Array
(
[id] => 18670077
[patent_doc_number] => 11776989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Methods of parallel transfer of micro-devices using treatment
[patent_app_type] => utility
[patent_app_number] => 17/479985
[patent_app_country] => US
[patent_app_date] => 2021-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 9700
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17479985
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/479985 | Methods of parallel transfer of micro-devices using treatment | Sep 19, 2021 | Issued |
Array
(
[id] => 17949276
[patent_doc_number] => 20220336295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => MANUFACTURING METHOD OF GROUP III-V SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/475379
[patent_app_country] => US
[patent_app_date] => 2021-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11245
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17475379
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/475379 | MANUFACTURING METHOD OF GROUP III-V SEMICONDUCTOR PACKAGE | Sep 14, 2021 | Pending |
Array
(
[id] => 17315014
[patent_doc_number] => 20210404062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Atomic Layer Self Aligned Substrate Processing and Integrated Toolset
[patent_app_type] => utility
[patent_app_number] => 17/474196
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7819
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17474196
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/474196 | Atomic layer self aligned substrate processing and integrated toolset | Sep 13, 2021 | Issued |
Array
(
[id] => 18961202
[patent_doc_number] => 20240049529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/600336
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7048
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17600336
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/600336 | Display panel and display device | Sep 13, 2021 | Issued |
Array
(
[id] => 17318777
[patent_doc_number] => 20210407827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Heating Apparatus, Method and System for Producing Semiconductor Chips in the Wafer Assembly
[patent_app_type] => utility
[patent_app_number] => 17/471403
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5083
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471403
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/471403 | Heating apparatus, method and system for producing semiconductor chips in the wafer assembly | Sep 9, 2021 | Issued |
Array
(
[id] => 19886913
[patent_doc_number] => 12272644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-08
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/471584
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 77
[patent_no_of_words] => 10980
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471584
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/471584 | Semiconductor memory device | Sep 9, 2021 | Issued |
Array
(
[id] => 17886727
[patent_doc_number] => 20220302205
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => MAGNETIC MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/472472
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17472472
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/472472 | Magnetic memory device | Sep 9, 2021 | Issued |
Array
(
[id] => 20134006
[patent_doc_number] => 12376337
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Air inner spacers
[patent_app_type] => utility
[patent_app_number] => 17/471859
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471859
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/471859 | Air inner spacers | Sep 9, 2021 | Issued |
Array
(
[id] => 18520886
[patent_doc_number] => 11710781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Growth process and methods thereof
[patent_app_type] => utility
[patent_app_number] => 17/460699
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 36
[patent_no_of_words] => 10126
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460699
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460699 | Growth process and methods thereof | Aug 29, 2021 | Issued |
Array
(
[id] => 18782353
[patent_doc_number] => 11824120
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Method of fabricating a source/drain recess in a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/446262
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3856
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17446262
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/446262 | Method of fabricating a source/drain recess in a semiconductor device | Aug 26, 2021 | Issued |
Array
(
[id] => 17448133
[patent_doc_number] => 20220068638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => METHOD FOR GERMANIUM ENRICHMENT AROUND THE CHANNEL OF A TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/445747
[patent_app_country] => US
[patent_app_date] => 2021-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3160
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17445747
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/445747 | Method for germanium enrichment around the channel of a transistor | Aug 23, 2021 | Issued |
Array
(
[id] => 18097383
[patent_doc_number] => 20220415724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => MULTIPLE-LEVEL INTERCONNECT STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/394197
[patent_app_country] => US
[patent_app_date] => 2021-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4321
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17394197
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/394197 | Multiple-level interconnect structure and manufacturing method thereof | Aug 3, 2021 | Issued |
Array
(
[id] => 19444498
[patent_doc_number] => 12094787
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Characterizing defects in semiconductor layers
[patent_app_type] => utility
[patent_app_number] => 17/393037
[patent_app_country] => US
[patent_app_date] => 2021-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7339
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17393037
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/393037 | Characterizing defects in semiconductor layers | Aug 2, 2021 | Issued |
Array
(
[id] => 18696586
[patent_doc_number] => 20230327027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => LOW-LEAKAGE SCHOTTKY DIODES AND METHOD OF MAKING A POWER SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/016755
[patent_app_country] => US
[patent_app_date] => 2021-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18016755
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/016755 | LOW-LEAKAGE SCHOTTKY DIODES AND METHOD OF MAKING A POWER SEMICONDUCTOR DEVICE | Jul 29, 2021 | Pending |
Array
(
[id] => 17218153
[patent_doc_number] => 20210351491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => ELECTRONIC DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/383403
[patent_app_country] => US
[patent_app_date] => 2021-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17383403
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/383403 | Electronic device and manufacturing method thereof | Jul 21, 2021 | Issued |