
Darlington Ly
Examiner (ID: 22, Phone: (571)272-2617 , Office: P/2914 )
| Most Active Art Unit | 2914 |
| Art Unit(s) | 2962, 2914, 2917 |
| Total Applications | 4527 |
| Issued Applications | 4184 |
| Pending Applications | 73 |
| Abandoned Applications | 287 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10870183
[patent_doc_number] => 08895379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Integrated circuit having raised source drains devices with reduced silicide contact resistance and methods to fabricate same'
[patent_app_type] => utility
[patent_app_number] => 13/344806
[patent_app_country] => US
[patent_app_date] => 2012-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 5734
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13344806
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/344806 | Integrated circuit having raised source drains devices with reduced silicide contact resistance and methods to fabricate same | Jan 5, 2012 | Issued |
Array
(
[id] => 9455111
[patent_doc_number] => 08716118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-06
[patent_title] => 'Replacement gate structure for transistor with a high-K gate stack'
[patent_app_type] => utility
[patent_app_number] => 13/345295
[patent_app_country] => US
[patent_app_date] => 2012-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5956
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13345295
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/345295 | Replacement gate structure for transistor with a high-K gate stack | Jan 5, 2012 | Issued |
Array
(
[id] => 8364149
[patent_doc_number] => 08253213
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-28
[patent_title] => 'Photoelectric conversion element, photoelectric conversion element assembly and photoelectric conversion module'
[patent_app_type] => utility
[patent_app_number] => 13/313483
[patent_app_country] => US
[patent_app_date] => 2011-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 6484
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13313483
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/313483 | Photoelectric conversion element, photoelectric conversion element assembly and photoelectric conversion module | Dec 6, 2011 | Issued |
Array
(
[id] => 10837902
[patent_doc_number] => 08865574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Method for deposition of nanoparticles onto substrates'
[patent_app_type] => utility
[patent_app_number] => 13/306345
[patent_app_country] => US
[patent_app_date] => 2011-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 6479
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13306345
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/306345 | Method for deposition of nanoparticles onto substrates | Nov 28, 2011 | Issued |
Array
(
[id] => 8034337
[patent_doc_number] => 20120066899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-22
[patent_title] => 'QFN PROCESS FOR STRIP TEST'
[patent_app_type] => utility
[patent_app_number] => 13/304590
[patent_app_country] => US
[patent_app_date] => 2011-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1871
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20120066899.pdf
[firstpage_image] =>[orig_patent_app_number] => 13304590
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/304590 | QFN PROCESS FOR STRIP TEST | Nov 24, 2011 | Abandoned |
Array
(
[id] => 7805370
[patent_doc_number] => 20120056322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-08
[patent_title] => 'SEMICONDUCTOR DEVICE WITH PADS OF ENHANCED MOISTURE BLOCKING ABILITY'
[patent_app_type] => utility
[patent_app_number] => 13/293628
[patent_app_country] => US
[patent_app_date] => 2011-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6313
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20120056322.pdf
[firstpage_image] =>[orig_patent_app_number] => 13293628
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/293628 | Semiconductor device with pads of enhanced moisture blocking ability | Nov 9, 2011 | Issued |
Array
(
[id] => 8811605
[patent_doc_number] => 20130112650
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'ROOM TEMPERATURE GLASS-TO-GLASS, GLASS-TO-PLASTIC AND GLASS-TO-CERAMIC/SEMICONDUCTOR BONDING'
[patent_app_type] => utility
[patent_app_number] => 13/291956
[patent_app_country] => US
[patent_app_date] => 2011-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5884
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13291956
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/291956 | Room temperature glass-to-glass, glass-to-plastic and glass-to-ceramic/semiconductor bonding | Nov 7, 2011 | Issued |
Array
(
[id] => 9428277
[patent_doc_number] => 08704357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Semiconductor device and power supply unit utilizing the same'
[patent_app_type] => utility
[patent_app_number] => 13/253805
[patent_app_country] => US
[patent_app_date] => 2011-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2665
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13253805
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/253805 | Semiconductor device and power supply unit utilizing the same | Oct 4, 2011 | Issued |
Array
(
[id] => 8744938
[patent_doc_number] => 20130084655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'OVERLAY MEASUREMENT FOR A DOUBLE PATTERNING'
[patent_app_type] => utility
[patent_app_number] => 13/250615
[patent_app_country] => US
[patent_app_date] => 2011-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8927
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13250615
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/250615 | Overlay measurement for a double patterning | Sep 29, 2011 | Issued |
Array
(
[id] => 9989491
[patent_doc_number] => 09034693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-19
[patent_title] => 'Integrated circuit package with open substrate and method of manufacturing thereof'
[patent_app_type] => utility
[patent_app_number] => 13/247890
[patent_app_country] => US
[patent_app_date] => 2011-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 3480
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13247890
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/247890 | Integrated circuit package with open substrate and method of manufacturing thereof | Sep 27, 2011 | Issued |
Array
(
[id] => 7717165
[patent_doc_number] => 20120007221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'MASK FOR FORMING INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/241810
[patent_app_country] => US
[patent_app_date] => 2011-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4983
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007221.pdf
[firstpage_image] =>[orig_patent_app_number] => 13241810
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/241810 | Mask for forming integrated circuit | Sep 22, 2011 | Issued |
Array
(
[id] => 7789825
[patent_doc_number] => 20120051381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-01
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR LASER APPARATUS, SEMICONDUCTOR LASER APPARATUS AND OPTICAL APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/220774
[patent_app_country] => US
[patent_app_date] => 2011-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13433
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0051/20120051381.pdf
[firstpage_image] =>[orig_patent_app_number] => 13220774
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/220774 | METHOD OF MANUFACTURING SEMICONDUCTOR LASER APPARATUS, SEMICONDUCTOR LASER APPARATUS AND OPTICAL APPARATUS | Aug 29, 2011 | Abandoned |
Array
(
[id] => 7651444
[patent_doc_number] => 20110300713
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'OVERLAY VERNIER KEY AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/211197
[patent_app_country] => US
[patent_app_date] => 2011-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2302
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0300/20110300713.pdf
[firstpage_image] =>[orig_patent_app_number] => 13211197
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/211197 | Overlay vernier key and method for fabricating the same | Aug 15, 2011 | Issued |
Array
(
[id] => 7567522
[patent_doc_number] => 20110287585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING SEMICONDUCTOR ELEMENTS MOUNTED ON BASE PLATE'
[patent_app_type] => utility
[patent_app_number] => 13/205581
[patent_app_country] => US
[patent_app_date] => 2011-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5815
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0287/20110287585.pdf
[firstpage_image] =>[orig_patent_app_number] => 13205581
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/205581 | Semiconductor device including semiconductor elements mounted on base plate | Aug 7, 2011 | Issued |
Array
(
[id] => 7576439
[patent_doc_number] => 20110290321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'Method for producing single crystal silicon solar cell and single crystal silicon solar cell'
[patent_app_type] => utility
[patent_app_number] => 13/137281
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6266
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20110290321.pdf
[firstpage_image] =>[orig_patent_app_number] => 13137281
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/137281 | Method for producing single crystal silicon solar cell and single crystal silicon solar cell | Aug 2, 2011 | Abandoned |
Array
(
[id] => 7567525
[patent_doc_number] => 20110287588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'METHOD FOR MANUFACTURING HEAT-DISSIPATING SEMICONDUCTOR PACKAGE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/195639
[patent_app_country] => US
[patent_app_date] => 2011-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3106
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0287/20110287588.pdf
[firstpage_image] =>[orig_patent_app_number] => 13195639
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/195639 | METHOD FOR MANUFACTURING HEAT-DISSIPATING SEMICONDUCTOR PACKAGE STRUCTURE | Jul 31, 2011 | Abandoned |
Array
(
[id] => 8633851
[patent_doc_number] => 20130025654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'MULTI-JUNCTION PHOTOVOLTAIC DEVICE AND FABRICATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/193871
[patent_app_country] => US
[patent_app_date] => 2011-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14175
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13193871
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/193871 | MULTI-JUNCTION PHOTOVOLTAIC DEVICE AND FABRICATION METHOD | Jul 28, 2011 | Abandoned |
Array
(
[id] => 7565817
[patent_doc_number] => 20110285880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'COLOR FILTER ARRAY ALIGNMENT MARK FORMATION IN BACKSIDE ILLUMINATED IMAGE SENSORS'
[patent_app_type] => utility
[patent_app_number] => 13/194593
[patent_app_country] => US
[patent_app_date] => 2011-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4440
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20110285880.pdf
[firstpage_image] =>[orig_patent_app_number] => 13194593
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/194593 | COLOR FILTER ARRAY ALIGNMENT MARK FORMATION IN BACKSIDE ILLUMINATED IMAGE SENSORS | Jul 28, 2011 | Abandoned |
Array
(
[id] => 7576438
[patent_doc_number] => 20110290320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'Method for producing single crystal silicon solar cell and single crystal silicon solar cell'
[patent_app_type] => utility
[patent_app_number] => 13/137215
[patent_app_country] => US
[patent_app_date] => 2011-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6469
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20110290320.pdf
[firstpage_image] =>[orig_patent_app_number] => 13137215
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/137215 | Method for producing single crystal silicon solar cell and single crystal silicon solar cell | Jul 27, 2011 | Abandoned |
Array
(
[id] => 9944063
[patent_doc_number] => 08993362
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-03-31
[patent_title] => 'Oxide retainer method for MEMS devices'
[patent_app_type] => utility
[patent_app_number] => 13/189471
[patent_app_country] => US
[patent_app_date] => 2011-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5593
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13189471
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/189471 | Oxide retainer method for MEMS devices | Jul 21, 2011 | Issued |