Darlington Ly

Array ( [id] => 7561350 [patent_doc_number] => 20110275183 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-10 [patent_title] => 'Enhancement Mode III-Nitride FET' [patent_app_type] => utility [patent_app_number] => 13/188299 [patent_app_country] => US [patent_app_date] => 2011-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4985 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20110275183.pdf [firstpage_image] =>[orig_patent_app_number] => 13188299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7584154 [patent_doc_number] => 20110278664 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-17 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 13/137099 [patent_app_country] => US [patent_app_date] => 2011-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 5891 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20110278664.pdf [firstpage_image] =>[orig_patent_app_number] => 13137099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10531362 [patent_doc_number] => 09257506 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-02-09 [patent_title] => 'CMOS devices having dual high-mobility channels' [patent_app_type] => utility [patent_app_number] => 13/179275 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 3256 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7570295 [patent_doc_number] => 20110265950 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-03 [patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND TARGET SUBSTRATE PROCESSING SYSTEM' [patent_app_type] => utility [patent_app_number] => 13/178291 [patent_app_country] => US [patent_app_date] => 2011-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9761 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20110265950.pdf [firstpage_image] =>[orig_patent_app_number] => 13178291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8386634 [patent_doc_number] => 08264034 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-11 [patent_title] => 'Fin FET and method of fabricating same' [patent_app_type] => utility [patent_app_number] => 13/178308 [patent_app_country] => US [patent_app_date] => 2011-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 3628 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13178308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7496758 [patent_doc_number] => 20110260198 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'INSULATION STRUCTURE FOR HIGH TEMPERATURE CONDITIONS AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/177276 [patent_app_country] => US [patent_app_date] => 2011-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2254 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0260/20110260198.pdf [firstpage_image] =>[orig_patent_app_number] => 13177276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8533286 [patent_doc_number] => 08309440 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-13 [patent_title] => 'Method and apparatus for cleaning a substrate surface' [patent_app_type] => utility [patent_app_number] => 13/175446 [patent_app_country] => US [patent_app_date] => 2011-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8097 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13175446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10844380 [patent_doc_number] => 08871555 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-10-28 [patent_title] => 'Photoelectric conversion device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 13/157570 [patent_app_country] => US [patent_app_date] => 2011-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 10329 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13157570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7480555 [patent_doc_number] => 20110233556 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/157338 [patent_app_country] => US [patent_app_date] => 2011-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 19223 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20110233556.pdf [firstpage_image] =>[orig_patent_app_number] => 13157338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8625060 [patent_doc_number] => 08357554 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-22 [patent_title] => 'Display substrate and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 13/156986 [patent_app_country] => US [patent_app_date] => 2011-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 7861 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13156986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9977404 [patent_doc_number] => 09023714 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-05-05 [patent_title] => 'Methods of forming a plurality of covered voids in a semiconductor substrate' [patent_app_type] => utility [patent_app_number] => 13/157162 [patent_app_country] => US [patent_app_date] => 2011-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 54 [patent_figures_cnt] => 106 [patent_no_of_words] => 17267 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13157162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10016058 [patent_doc_number] => 09059078 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-06-16 [patent_title] => 'Covered void within a semiconductor substrate and method of forming a covered void within a semiconductor substrate' [patent_app_type] => utility [patent_app_number] => 13/157158 [patent_app_country] => US [patent_app_date] => 2011-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 54 [patent_figures_cnt] => 106 [patent_no_of_words] => 17267 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13157158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7564016 [patent_doc_number] => 20110284079 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-24 [patent_title] => 'SOLAR CELL, AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/112342 [patent_app_country] => US [patent_app_date] => 2011-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4282 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0284/20110284079.pdf [firstpage_image] =>[orig_patent_app_number] => 13112342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10080073 [patent_doc_number] => 09117929 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-08-25 [patent_title] => 'Method for forming a strained transistor by stress memorization based on a stressed implantation mask' [patent_app_type] => utility [patent_app_number] => 13/108087 [patent_app_country] => US [patent_app_date] => 2011-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 9366 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13108087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7665166 [patent_doc_number] => 20110314435 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-22 [patent_title] => 'ETCHING TECHNIQUE FOR CREATION OF THERMALLY-ISOLATED MICROSTRUCTURES' [patent_app_type] => utility [patent_app_number] => 13/091417 [patent_app_country] => US [patent_app_date] => 2011-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9266 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13091417 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6108515 [patent_doc_number] => 20110188286 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-04 [patent_title] => 'ELECTROMECHANICAL MEMORY DEVICES AND METHODS OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/087671 [patent_app_country] => US [patent_app_date] => 2011-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 47 [patent_no_of_words] => 14921 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20110188286.pdf [firstpage_image] =>[orig_patent_app_number] => 13087671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8496040 [patent_doc_number] => 20120295448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-22 [patent_title] => 'DIELECTRIC NANOCOMPOSITES AND METHODS OF MAKING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/260899 [patent_app_country] => US [patent_app_date] => 2011-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8898 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13260899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8496040 [patent_doc_number] => 20120295448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-22 [patent_title] => 'DIELECTRIC NANOCOMPOSITES AND METHODS OF MAKING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/260899 [patent_app_country] => US [patent_app_date] => 2011-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8898 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13260899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8496040 [patent_doc_number] => 20120295448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-22 [patent_title] => 'DIELECTRIC NANOCOMPOSITES AND METHODS OF MAKING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/260899 [patent_app_country] => US [patent_app_date] => 2011-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8898 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13260899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8496040 [patent_doc_number] => 20120295448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-22 [patent_title] => 'DIELECTRIC NANOCOMPOSITES AND METHODS OF MAKING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/260899 [patent_app_country] => US [patent_app_date] => 2011-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8898 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13260899 [rel_patent_id] =>[rel_patent_doc_number] =>)