Darlington Ly

Array ( [id] => 7033883 [patent_doc_number] => 20050032393 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Method of composite gate formation' [patent_app_type] => utility [patent_app_number] => 10/932130 [patent_app_country] => US [patent_app_date] => 2004-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2961 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 31 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20050032393.pdf [firstpage_image] =>[orig_patent_app_number] => 10932130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7612856 [patent_doc_number] => 06902978 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-07 [patent_title] => 'Method of making the selection gate in a split-gate flash EEPROM cell and its structure' [patent_app_type] => utility [patent_app_number] => 10/929396 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3009 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/902/06902978.pdf [firstpage_image] =>[orig_patent_app_number] => 10929396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7154709 [patent_doc_number] => 20050026368 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Method of making the selection gate in a split-gate flash EEPROM cell its and structure' [patent_app_type] => utility [patent_app_number] => 10/929397 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2981 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20050026368.pdf [firstpage_image] =>[orig_patent_app_number] => 10929397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9401595 [patent_doc_number] => 08691647 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-04-08 [patent_title] => 'Memory devices containing a high-K dielectric layer' [patent_app_type] => utility [patent_app_number] => 10/927692 [patent_app_country] => US [patent_app_date] => 2004-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 8146 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10927692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7002464 [patent_doc_number] => 20050167777 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'Microelectronic device with active layer bumper' [patent_app_type] => utility [patent_app_number] => 10/917196 [patent_app_country] => US [patent_app_date] => 2004-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1989 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20050167777.pdf [firstpage_image] =>[orig_patent_app_number] => 10917196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7120335 [patent_doc_number] => 20050012164 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-20 [patent_title] => 'High k oxide' [patent_app_type] => utility [patent_app_number] => 10/917886 [patent_app_country] => US [patent_app_date] => 2004-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1275 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20050012164.pdf [firstpage_image] =>[orig_patent_app_number] => 10917886 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 662659 [patent_doc_number] => 07101755 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Gate conductor isolation and method for manufacturing same' [patent_app_type] => utility [patent_app_number] => 10/912005 [patent_app_country] => US [patent_app_date] => 2004-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1809 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/101/07101755.pdf [firstpage_image] =>[orig_patent_app_number] => 10912005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7086599 [patent_doc_number] => 20050006711 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Method and system for forming dual work function gate electrodes in a semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/911165 [patent_app_country] => US [patent_app_date] => 2004-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2808 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20050006711.pdf [firstpage_image] =>[orig_patent_app_number] => 10911165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5820650 [patent_doc_number] => 20060024963 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-02 [patent_title] => 'Metal-germanium physical vapor deposition for semiconductor device defect reduction' [patent_app_type] => utility [patent_app_number] => 10/903716 [patent_app_country] => US [patent_app_date] => 2004-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3522 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20060024963.pdf [firstpage_image] =>[orig_patent_app_number] => 10903716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 267091 [patent_doc_number] => 07566616 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-28 [patent_title] => 'Methods for fabricating flash memory devices' [patent_app_type] => utility [patent_app_number] => 10/902543 [patent_app_country] => US [patent_app_date] => 2004-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 1767 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/566/07566616.pdf [firstpage_image] =>[orig_patent_app_number] => 10902543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7072648 [patent_doc_number] => 20050145914 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Semiconductor device having trench capacitor and fabrication method for the same' [patent_app_type] => utility [patent_app_number] => 10/892496 [patent_app_country] => US [patent_app_date] => 2004-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 5879 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20050145914.pdf [firstpage_image] =>[orig_patent_app_number] => 10892496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 553147 [patent_doc_number] => 07470291 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-30 [patent_title] => 'Production process of ceramic electronic component' [patent_app_type] => utility [patent_app_number] => 10/567436 [patent_app_country] => US [patent_app_date] => 2004-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 2839 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/470/07470291.pdf [firstpage_image] =>[orig_patent_app_number] => 10567436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6975460 [patent_doc_number] => 20050285175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-29 [patent_title] => 'Vertical SOI Device' [patent_app_type] => utility [patent_app_number] => 10/710166 [patent_app_country] => US [patent_app_date] => 2004-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8165 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20050285175.pdf [firstpage_image] =>[orig_patent_app_number] => 10710166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7010922 [patent_doc_number] => 20050064638 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Method for the selective formation of a silicide on a wafer' [patent_app_type] => utility [patent_app_number] => 10/871356 [patent_app_country] => US [patent_app_date] => 2004-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2172 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20050064638.pdf [firstpage_image] =>[orig_patent_app_number] => 10871356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7089136 [patent_doc_number] => 20050009249 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Method for fabricating polycrystalline silicon liquid crystal display device' [patent_app_type] => utility [patent_app_number] => 10/867814 [patent_app_country] => US [patent_app_date] => 2004-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4236 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20050009249.pdf [firstpage_image] =>[orig_patent_app_number] => 10867814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7056087 [patent_doc_number] => 20050277262 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-15 [patent_title] => 'Method for manufacturing isolation structures in a semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/867336 [patent_app_country] => US [patent_app_date] => 2004-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 1977 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0277/20050277262.pdf [firstpage_image] =>[orig_patent_app_number] => 10867336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1059500 [patent_doc_number] => 06852590 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-08 [patent_title] => 'Deep trench capacitor and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/709926 [patent_app_country] => US [patent_app_date] => 2004-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 2710 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/852/06852590.pdf [firstpage_image] =>[orig_patent_app_number] => 10709926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1043663 [patent_doc_number] => 06867096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-15 [patent_title] => 'Method of fabricating semiconductor device having capacitor' [patent_app_type] => utility [patent_app_number] => 10/855165 [patent_app_country] => US [patent_app_date] => 2004-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 4974 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/867/06867096.pdf [firstpage_image] =>[orig_patent_app_number] => 10855165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7264079 [patent_doc_number] => 20040241956 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Methods of forming trench isolation regions using chemical mechanical polishing and etching' [patent_app_type] => new [patent_app_number] => 10/851716 [patent_app_country] => US [patent_app_date] => 2004-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4271 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20040241956.pdf [firstpage_image] =>[orig_patent_app_number] => 10851716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7342185 [patent_doc_number] => 20040246648 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Capacitance-type dynamic-quantity sensor and manufacturing method therefor' [patent_app_type] => new [patent_app_number] => 10/848285 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2747 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246648.pdf [firstpage_image] =>[orig_patent_app_number] => 10848285 [rel_patent_id] =>[rel_patent_doc_number] =>)