Darlington Ly

Array ( [id] => 1580252 [patent_doc_number] => 06448605 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-10 [patent_title] => 'Method of fabricating gate' [patent_app_type] => B1 [patent_app_number] => 09/924904 [patent_app_country] => US [patent_app_date] => 2001-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 4923 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/448/06448605.pdf [firstpage_image] =>[orig_patent_app_number] => 09924904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1559717 [patent_doc_number] => 06436771 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Method of forming a semiconductor device with multiple thickness gate dielectric layers' [patent_app_type] => B1 [patent_app_number] => 09/902895 [patent_app_country] => US [patent_app_date] => 2001-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3112 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/436/06436771.pdf [firstpage_image] =>[orig_patent_app_number] => 09902895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 766239 [patent_doc_number] => 07008832 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-07 [patent_title] => 'Damascene process for a T-shaped gate electrode' [patent_app_type] => utility [patent_app_number] => 09/900986 [patent_app_country] => US [patent_app_date] => 2001-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3620 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/008/07008832.pdf [firstpage_image] =>[orig_patent_app_number] => 09900986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1490165 [patent_doc_number] => 06417055 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-07-09 [patent_title] => 'Method for forming gate electrode for a semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/895295 [patent_app_country] => US [patent_app_date] => 2001-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 2012 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/417/06417055.pdf [firstpage_image] =>[orig_patent_app_number] => 09895295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6474342 [patent_doc_number] => 20020022344 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-21 [patent_title] => 'Surface finishing of SOI substrates using an EPI process' [patent_app_type] => new [patent_app_number] => 09/893340 [patent_app_country] => US [patent_app_date] => 2001-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5752 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20020022344.pdf [firstpage_image] =>[orig_patent_app_number] => 09893340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5968517 [patent_doc_number] => 20020090778 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-11 [patent_title] => 'Method for fabricating a cylinder-type capacitor for a semiconductor device' [patent_app_type] => new [patent_app_number] => 09/886066 [patent_app_country] => US [patent_app_date] => 2001-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5425 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20020090778.pdf [firstpage_image] =>[orig_patent_app_number] => 09886066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6880268 [patent_doc_number] => 20010031555 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-18 [patent_title] => 'METHOD FOR FORMING ALUMINUM INTERCONNECTION' [patent_app_type] => new [patent_app_number] => 09/885343 [patent_app_country] => US [patent_app_date] => 2001-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2970 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20010031555.pdf [firstpage_image] =>[orig_patent_app_number] => 09885343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1466990 [patent_doc_number] => 06458661 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Method of forming NROM' [patent_app_type] => B1 [patent_app_number] => 09/881765 [patent_app_country] => US [patent_app_date] => 2001-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2224 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/458/06458661.pdf [firstpage_image] =>[orig_patent_app_number] => 09881765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1507348 [patent_doc_number] => 06440807 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Surface engineering to prevent EPI growth on gate poly during selective EPI processing' [patent_app_type] => B1 [patent_app_number] => 09/882095 [patent_app_country] => US [patent_app_date] => 2001-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3890 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/440/06440807.pdf [firstpage_image] =>[orig_patent_app_number] => 09882095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424231 [patent_doc_number] => 06503800 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-01-07 [patent_title] => 'Manufacturing method of semiconductor device having different gate oxide thickness' [patent_app_type] => B2 [patent_app_number] => 09/881945 [patent_app_country] => US [patent_app_date] => 2001-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 36 [patent_no_of_words] => 9251 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/503/06503800.pdf [firstpage_image] =>[orig_patent_app_number] => 09881945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6880247 [patent_doc_number] => 20010031534 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-18 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/879200 [patent_app_country] => US [patent_app_date] => 2001-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5811 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20010031534.pdf [firstpage_image] =>[orig_patent_app_number] => 09879200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1542551 [patent_doc_number] => 06372576 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Method for manufacturing a floating gate in a flash memory device' [patent_app_type] => B1 [patent_app_number] => 09/879645 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1612 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/372/06372576.pdf [firstpage_image] =>[orig_patent_app_number] => 09879645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6327442 [patent_doc_number] => 20020197836 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Method of forming variable oxide thicknesses across semiconductor chips' [patent_app_type] => new [patent_app_number] => 09/878556 [patent_app_country] => US [patent_app_date] => 2001-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2462 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20020197836.pdf [firstpage_image] =>[orig_patent_app_number] => 09878556 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6921592 [patent_doc_number] => 20010029077 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-11 [patent_title] => 'Ultra high density flash memory' [patent_app_type] => new [patent_app_number] => 09/866938 [patent_app_country] => US [patent_app_date] => 2001-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 8398 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20010029077.pdf [firstpage_image] =>[orig_patent_app_number] => 09866938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5844523 [patent_doc_number] => 20020132407 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Ultra-shallow junction formation for deep sub-micron complementary metal-oxide-semiconductor' [patent_app_type] => new [patent_app_number] => 09/862294 [patent_app_country] => US [patent_app_date] => 2001-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2657 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20020132407.pdf [firstpage_image] =>[orig_patent_app_number] => 09862294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1188837 [patent_doc_number] => 06734068 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Method to form silicates as high dielectric constant materials' [patent_app_type] => B2 [patent_app_number] => 09/851318 [patent_app_country] => US [patent_app_date] => 2001-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2803 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734068.pdf [firstpage_image] =>[orig_patent_app_number] => 09851318 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1220464 [patent_doc_number] => 06703264 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-09 [patent_title] => 'Method of manufacturing a semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/852063 [patent_app_country] => US [patent_app_date] => 2001-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 26 [patent_no_of_words] => 18094 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/703/06703264.pdf [firstpage_image] =>[orig_patent_app_number] => 09852063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6633733 [patent_doc_number] => 20030211502 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Ultra-fast nucleic acid sequencing device and a method for making and using the same' [patent_app_type] => new [patent_app_number] => 10/258439 [patent_app_country] => US [patent_app_date] => 2002-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 10767 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20030211502.pdf [firstpage_image] =>[orig_patent_app_number] => 10258439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1401470 [patent_doc_number] => 06534358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-18 [patent_title] => 'Method of fabricating semiconductor device having ferroelectric capacitor' [patent_app_type] => B2 [patent_app_number] => 09/838186 [patent_app_country] => US [patent_app_date] => 2001-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 4173 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/534/06534358.pdf [firstpage_image] =>[orig_patent_app_number] => 09838186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6884936 [patent_doc_number] => 20010039098 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-08 [patent_title] => 'Method for fabricating silicon-on-insulator material' [patent_app_type] => new [patent_app_number] => 09/838316 [patent_app_country] => US [patent_app_date] => 2001-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 6306 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20010039098.pdf [firstpage_image] =>[orig_patent_app_number] => 09838316 [rel_patent_id] =>[rel_patent_doc_number] =>)