Darlington Ly

Array ( [id] => 6427371 [patent_doc_number] => 20020175371 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Device improvement by lowering LDD resistance with new silicide process' [patent_app_type] => new [patent_app_number] => 10/195566 [patent_app_country] => US [patent_app_date] => 2001-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5506 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20020175371.pdf [firstpage_image] =>[orig_patent_app_number] => 10195566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6880259 [patent_doc_number] => 20010031546 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-18 [patent_title] => 'Method of manufacturing a semiconductor device' [patent_app_type] => new [patent_app_number] => 09/829795 [patent_app_country] => US [patent_app_date] => 2001-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2154 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20010031546.pdf [firstpage_image] =>[orig_patent_app_number] => 09829795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1462454 [patent_doc_number] => 06350639 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-26 [patent_title] => 'Simplified graded LDD transistor using controlled polysilicon gate profile' [patent_app_type] => B1 [patent_app_number] => 09/832684 [patent_app_country] => US [patent_app_date] => 2001-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 56 [patent_no_of_words] => 12252 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 474 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/350/06350639.pdf [firstpage_image] =>[orig_patent_app_number] => 09832684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1278092 [patent_doc_number] => 06645875 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-11 [patent_title] => 'Method of processing metal and method of manufacturing semiconductor device using the metal' [patent_app_type] => B2 [patent_app_number] => 09/824726 [patent_app_country] => US [patent_app_date] => 2001-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 4447 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/645/06645875.pdf [firstpage_image] =>[orig_patent_app_number] => 09824726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6934523 [patent_doc_number] => 20010055867 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-27 [patent_title] => 'Method of forming self-aligned contacts in a semiconductor device' [patent_app_type] => new [patent_app_number] => 09/825346 [patent_app_country] => US [patent_app_date] => 2001-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4229 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20010055867.pdf [firstpage_image] =>[orig_patent_app_number] => 09825346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6616470 [patent_doc_number] => 20020016035 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-07 [patent_title] => 'Method for making deep trench capacitors for DRAMs with reduced faceting at the substrate edge and providing a more uniform pad Si3N4 layer across the substrate' [patent_app_type] => new [patent_app_number] => 09/816356 [patent_app_country] => US [patent_app_date] => 2001-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4616 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20020016035.pdf [firstpage_image] =>[orig_patent_app_number] => 09816356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5844551 [patent_doc_number] => 20020132431 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'METHOD FOR FORMING NOTCH GATE HAVING SELF-ALIGNED RAISED SOURCE/DRAIN STRUCTURE' [patent_app_type] => new [patent_app_number] => 09/811706 [patent_app_country] => US [patent_app_date] => 2001-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2245 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20020132431.pdf [firstpage_image] =>[orig_patent_app_number] => 09811706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5844587 [patent_doc_number] => 20020132457 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Method for avoiding the ion penetration with the plasma doping' [patent_app_type] => new [patent_app_number] => 09/803986 [patent_app_country] => US [patent_app_date] => 2001-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3387 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20020132457.pdf [firstpage_image] =>[orig_patent_app_number] => 09803986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1602601 [patent_doc_number] => 06432780 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'Method for suppressing boron penetrating gate dielectric layer by pulsed nitrogen plasma doping' [patent_app_type] => B1 [patent_app_number] => 09/795936 [patent_app_country] => US [patent_app_date] => 2001-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1768 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/432/06432780.pdf [firstpage_image] =>[orig_patent_app_number] => 09795936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4326743 [patent_doc_number] => 06319781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Method of fabricating self-aligned multilevel mask ROM' [patent_app_type] => 1 [patent_app_number] => 9/794146 [patent_app_country] => US [patent_app_date] => 2001-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 2408 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/319/06319781.pdf [firstpage_image] =>[orig_patent_app_number] => 794146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1600358 [patent_doc_number] => 06475869 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Method of forming a double gate transistor having an epitaxial silicon/germanium channel region' [patent_app_type] => B1 [patent_app_number] => 09/793055 [patent_app_country] => US [patent_app_date] => 2001-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 3235 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/475/06475869.pdf [firstpage_image] =>[orig_patent_app_number] => 09793055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1396379 [patent_doc_number] => 06531349 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-11 [patent_title] => 'Method of etching polycrystalline silicon film by using two consecutive dry-etching processes' [patent_app_type] => B2 [patent_app_number] => 09/790075 [patent_app_country] => US [patent_app_date] => 2001-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 3724 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/531/06531349.pdf [firstpage_image] =>[orig_patent_app_number] => 09790075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459373 [patent_doc_number] => 06391718 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Planarization method for flash memory device' [patent_app_type] => B1 [patent_app_number] => 09/788705 [patent_app_country] => US [patent_app_date] => 2001-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1982 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/391/06391718.pdf [firstpage_image] =>[orig_patent_app_number] => 09788705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1507393 [patent_doc_number] => 06440826 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'NiSi contacting extensions of active regions' [patent_app_type] => B1 [patent_app_number] => 09/785176 [patent_app_country] => US [patent_app_date] => 2001-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3425 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/440/06440826.pdf [firstpage_image] =>[orig_patent_app_number] => 09785176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1528068 [patent_doc_number] => 06479355 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-11-12 [patent_title] => 'Method for forming landing pad' [patent_app_type] => B2 [patent_app_number] => 09/784235 [patent_app_country] => US [patent_app_date] => 2001-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 1782 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/479/06479355.pdf [firstpage_image] =>[orig_patent_app_number] => 09784235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1585439 [patent_doc_number] => 06358797 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Method of forming a non-volatile memory cell' [patent_app_type] => B1 [patent_app_number] => 09/782266 [patent_app_country] => US [patent_app_date] => 2001-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 1866 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/358/06358797.pdf [firstpage_image] =>[orig_patent_app_number] => 09782266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1165337 [patent_doc_number] => 06756277 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-29 [patent_title] => 'Replacement gate process for transistors having elevated source and drain regions' [patent_app_type] => B1 [patent_app_number] => 09/779985 [patent_app_country] => US [patent_app_date] => 2001-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4724 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/756/06756277.pdf [firstpage_image] =>[orig_patent_app_number] => 09779985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6547735 [patent_doc_number] => 20020110979 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-15 [patent_title] => 'METHOD FOR FORMING A DRAM CONTACT PLUG' [patent_app_type] => new [patent_app_number] => 09/779485 [patent_app_country] => US [patent_app_date] => 2001-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1883 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20020110979.pdf [firstpage_image] =>[orig_patent_app_number] => 09779485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1059506 [patent_doc_number] => 06852596 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-08 [patent_title] => 'Electronic memory circuit and related manufacturing method' [patent_app_type] => utility [patent_app_number] => 09/779956 [patent_app_country] => US [patent_app_date] => 2001-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 2893 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/852/06852596.pdf [firstpage_image] =>[orig_patent_app_number] => 09779956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4404760 [patent_doc_number] => 06271092 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Method for fabricating a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/770305 [patent_app_country] => US [patent_app_date] => 2001-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 1868 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271092.pdf [firstpage_image] =>[orig_patent_app_number] => 770305 [rel_patent_id] =>[rel_patent_doc_number] =>)