Darlington Ly

Array ( [id] => 4245917 [patent_doc_number] => 06136658 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Method of fabricating a semiconductor device including a contact hole between gate electrode structures' [patent_app_type] => 1 [patent_app_number] => 8/891081 [patent_app_country] => US [patent_app_date] => 1997-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 34 [patent_no_of_words] => 8071 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/136/06136658.pdf [firstpage_image] =>[orig_patent_app_number] => 891081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4215330 [patent_doc_number] => 06087228 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Method of making a nonvolatile memory cell using EPROM mask and ROM processing steps' [patent_app_type] => 1 [patent_app_number] => 8/890052 [patent_app_country] => US [patent_app_date] => 1997-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2123 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087228.pdf [firstpage_image] =>[orig_patent_app_number] => 890052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4006795 [patent_doc_number] => 05888872 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Method for forming source drain junction areas self-aligned between a sidewall spacer and an etched lateral sidewall' [patent_app_type] => 1 [patent_app_number] => 8/879574 [patent_app_country] => US [patent_app_date] => 1997-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4032 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/888/05888872.pdf [firstpage_image] =>[orig_patent_app_number] => 879574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4328540 [patent_doc_number] => 06312965 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Method for sharpening emitter sites using low temperature oxidation process' [patent_app_type] => 1 [patent_app_number] => 8/878276 [patent_app_country] => US [patent_app_date] => 1997-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4421 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/312/06312965.pdf [firstpage_image] =>[orig_patent_app_number] => 878276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873121 [patent_doc_number] => 05824584 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Method of making and accessing split gate memory device' [patent_app_type] => 1 [patent_app_number] => 8/876326 [patent_app_country] => US [patent_app_date] => 1997-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 4653 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/824/05824584.pdf [firstpage_image] =>[orig_patent_app_number] => 876326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3938325 [patent_doc_number] => 05872047 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Method for forming shallow junction of a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/871850 [patent_app_country] => US [patent_app_date] => 1997-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2303 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 339 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872047.pdf [firstpage_image] =>[orig_patent_app_number] => 871850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4357774 [patent_doc_number] => 06174821 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Semiconductor processing method of depositing polysilicon' [patent_app_type] => 1 [patent_app_number] => 8/868057 [patent_app_country] => US [patent_app_date] => 1997-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1898 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/174/06174821.pdf [firstpage_image] =>[orig_patent_app_number] => 868057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4029343 [patent_doc_number] => 05994179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Method of fabricating a MOSFET featuring an effective suppression of reverse short-channel effect' [patent_app_type] => 1 [patent_app_number] => 8/867020 [patent_app_country] => US [patent_app_date] => 1997-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 28 [patent_no_of_words] => 3723 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/994/05994179.pdf [firstpage_image] =>[orig_patent_app_number] => 867020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4106665 [patent_doc_number] => 06022782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-08 [patent_title] => 'Method for forming integrated circuit transistors using sacrificial spacer' [patent_app_type] => 1 [patent_app_number] => 8/866895 [patent_app_country] => US [patent_app_date] => 1997-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2320 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/022/06022782.pdf [firstpage_image] =>[orig_patent_app_number] => 866895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4003755 [patent_doc_number] => 05960252 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Method for manufacturing a semiconductor memory device having a ferroelectric capacitor' [patent_app_type] => 1 [patent_app_number] => 8/846546 [patent_app_country] => US [patent_app_date] => 1997-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 4326 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/960/05960252.pdf [firstpage_image] =>[orig_patent_app_number] => 846546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4206748 [patent_doc_number] => 06027980 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Method of forming a decoupling capacitor' [patent_app_type] => 1 [patent_app_number] => 8/848506 [patent_app_country] => US [patent_app_date] => 1997-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 32 [patent_no_of_words] => 5174 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/027/06027980.pdf [firstpage_image] =>[orig_patent_app_number] => 848506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4293662 [patent_doc_number] => 06197645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Method of making an IGFET with elevated source/drain regions in close proximity to gate with sloped sidewalls' [patent_app_type] => 1 [patent_app_number] => 8/837539 [patent_app_country] => US [patent_app_date] => 1997-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 4618 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/197/06197645.pdf [firstpage_image] =>[orig_patent_app_number] => 837539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4016431 [patent_doc_number] => 05923982 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Method of making asymmetrical transistor with lightly and heavily doped drain regions and ultra-heavily doped source region using two source/drain implant steps' [patent_app_type] => 1 [patent_app_number] => 8/837526 [patent_app_country] => US [patent_app_date] => 1997-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 25 [patent_no_of_words] => 5402 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923982.pdf [firstpage_image] =>[orig_patent_app_number] => 837526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3926056 [patent_doc_number] => 05877060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'Method for fabricating SRAM polyload' [patent_app_type] => 1 [patent_app_number] => 8/837462 [patent_app_country] => US [patent_app_date] => 1997-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 1809 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/877/05877060.pdf [firstpage_image] =>[orig_patent_app_number] => 837462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3938135 [patent_doc_number] => 05872035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Method of forming a floating gate in a flash memory device' [patent_app_type] => 1 [patent_app_number] => 8/834398 [patent_app_country] => US [patent_app_date] => 1997-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 1441 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872035.pdf [firstpage_image] =>[orig_patent_app_number] => 834398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4124720 [patent_doc_number] => 06127218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Methods for forming ferroelectric films using dual deposition steps' [patent_app_type] => 1 [patent_app_number] => 8/843506 [patent_app_country] => US [patent_app_date] => 1997-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 4807 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127218.pdf [firstpage_image] =>[orig_patent_app_number] => 843506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408581 [patent_doc_number] => 06300223 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-09 [patent_title] => 'Method of forming die seal structures having substrate trenches' [patent_app_type] => 1 [patent_app_number] => 8/828422 [patent_app_country] => US [patent_app_date] => 1997-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2157 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/300/06300223.pdf [firstpage_image] =>[orig_patent_app_number] => 828422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3877273 [patent_doc_number] => 05804481 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Increased capacitor surface area via use of an oxide formation and removal procedure' [patent_app_type] => 1 [patent_app_number] => 8/814138 [patent_app_country] => US [patent_app_date] => 1997-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3150 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 359 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/804/05804481.pdf [firstpage_image] =>[orig_patent_app_number] => 814138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6986920 [patent_doc_number] => 20010036752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-01 [patent_title] => 'METHODS AND APPARATUS FOR FORMING A HIGH DIELECTRIC FILM AND THE DIELECTRIC FILM FORMED THEREBY' [patent_app_type] => new [patent_app_number] => 08/807831 [patent_app_country] => US [patent_app_date] => 1997-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5085 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20010036752.pdf [firstpage_image] =>[orig_patent_app_number] => 08807831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3886030 [patent_doc_number] => 05893740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-13 [patent_title] => 'Method of forming a short channel field effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/788254 [patent_app_country] => US [patent_app_date] => 1997-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2479 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/893/05893740.pdf [firstpage_image] =>[orig_patent_app_number] => 788254 [rel_patent_id] =>[rel_patent_doc_number] =>)