Darrell G Dayoan
Examiner (ID: 10437)
Most Active Art Unit | 3101 |
Art Unit(s) | 3107, 3101, 3612, 3615, 2899 |
Total Applications | 1472 |
Issued Applications | 1258 |
Pending Applications | 45 |
Abandoned Applications | 164 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16339415
[patent_doc_number] => 10790385
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => High electron mobility transistor with reverse arrangement of channel layer and barrier layer
[patent_app_type] => utility
[patent_app_number] => 16/393689
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 5383
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393689
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393689 | High electron mobility transistor with reverse arrangement of channel layer and barrier layer | Apr 23, 2019 | Issued |
Array
(
[id] => 16609329
[patent_doc_number] => 10910343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Package structure with improvement layer and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 16/393759
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 16
[patent_no_of_words] => 3611
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393759
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393759 | Package structure with improvement layer and fabrication method thereof | Apr 23, 2019 | Issued |
Array
(
[id] => 16402381
[patent_doc_number] => 20200343239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/393850
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2228
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393850 | Electrostatic discharge protection circuit | Apr 23, 2019 | Issued |
Array
(
[id] => 15443539
[patent_doc_number] => 20200035953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/393879
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393879
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393879 | DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME | Apr 23, 2019 | Abandoned |
Array
(
[id] => 16132775
[patent_doc_number] => 10700155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Display apparatus having a connection bus line
[patent_app_type] => utility
[patent_app_number] => 16/390196
[patent_app_country] => US
[patent_app_date] => 2019-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9781
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16390196
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/390196 | Display apparatus having a connection bus line | Apr 21, 2019 | Issued |
Array
(
[id] => 14691951
[patent_doc_number] => 20190245091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => SEMICONDUCTOR DEVICE AND DISPLAY DEVICE INCLUDING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/384069
[patent_app_country] => US
[patent_app_date] => 2019-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 39133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16384069
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/384069 | Semiconductor device comprising an oxide semiconductor | Apr 14, 2019 | Issued |
Array
(
[id] => 15331511
[patent_doc_number] => 20200006085
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES USING DIRECTIONAL PROCESS
[patent_app_type] => utility
[patent_app_number] => 16/383539
[patent_app_country] => US
[patent_app_date] => 2019-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16383539
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/383539 | Method of manufacturing semiconductor devices using directional process | Apr 11, 2019 | Issued |
Array
(
[id] => 14676499
[patent_doc_number] => 20190237364
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => Replacement Contacts
[patent_app_type] => utility
[patent_app_number] => 16/378162
[patent_app_country] => US
[patent_app_date] => 2019-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5709
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16378162
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/378162 | Replacement contacts | Apr 7, 2019 | Issued |
Array
(
[id] => 14588009
[patent_doc_number] => 20190221613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => Methods for Forming Crosspoint Arrays of Resistive Change Memory Cells
[patent_app_type] => utility
[patent_app_number] => 16/362615
[patent_app_country] => US
[patent_app_date] => 2019-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 63619
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 523
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16362615
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/362615 | Methods for forming crosspoint arrays of resistive change memory cells | Mar 22, 2019 | Issued |
Array
(
[id] => 18277243
[patent_doc_number] => 11616194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-28
[patent_title] => Etching method
[patent_app_type] => utility
[patent_app_number] => 17/040483
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6883
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17040483
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/040483 | Etching method | Mar 14, 2019 | Issued |
Array
(
[id] => 16339287
[patent_doc_number] => 10790256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Wiring board and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/354472
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 3920
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354472
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354472 | Wiring board and semiconductor device | Mar 14, 2019 | Issued |
Array
(
[id] => 16316270
[patent_doc_number] => 20200295008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => Integrated Assemblies Comprising Memory Cells and Shielding Material Between the Memory Cells, and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 16/354450
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13146
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -53
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354450
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354450 | Integrated assemblies comprising memory cells and shielding material between the memory cells, and methods of forming integrated assemblies | Mar 14, 2019 | Issued |
Array
(
[id] => 16881164
[patent_doc_number] => 11031321
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Semiconductor device having a die pad with a dam-like configuration
[patent_app_type] => utility
[patent_app_number] => 16/354392
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 6543
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354392
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354392 | Semiconductor device having a die pad with a dam-like configuration | Mar 14, 2019 | Issued |
Array
(
[id] => 14876263
[patent_doc_number] => 20190288373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => ANTENNA PACKAGE STRUCTURE AND ANTENNA PACKAGING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/354464
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5193
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354464
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354464 | Antenna package structure and antenna packaging method | Mar 14, 2019 | Issued |
Array
(
[id] => 16574955
[patent_doc_number] => 10896882
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Electronic package having heat dissipating element and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/354267
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 21
[patent_no_of_words] => 3176
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354267
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354267 | Electronic package having heat dissipating element and method for fabricating the same | Mar 14, 2019 | Issued |
Array
(
[id] => 14542541
[patent_doc_number] => 20190206892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => ELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/298923
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10541
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16298923
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/298923 | Electronic device having stacked structures and method for manufacturing the same | Mar 10, 2019 | Issued |
Array
(
[id] => 14542579
[patent_doc_number] => 20190206911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => SOLID-STATE IMAGING DEVICE, MANUFACTURING METHOD OF SOLID-STATE IMAGING DEVICE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/295719
[patent_app_country] => US
[patent_app_date] => 2019-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16694
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16295719
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/295719 | Solid-state imaging device, manufacturing method of solid-state imaging device, and electronic device | Mar 6, 2019 | Issued |
Array
(
[id] => 16300223
[patent_doc_number] => 20200285946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => MAGNETIC DOMAIN WALL-BASED NON-VOLATILE, LINEAR AND BI-DIRECTIONAL SYNAPTIC WEIGHT ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/294598
[patent_app_country] => US
[patent_app_date] => 2019-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -32
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16294598
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/294598 | Magnetic domain wall-based non-volatile, linear and bi-directional synaptic weight element | Mar 5, 2019 | Issued |
Array
(
[id] => 18088845
[patent_doc_number] => 11538984
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-27
[patent_title] => Spin element and magnetic memory
[patent_app_type] => utility
[patent_app_number] => 16/756262
[patent_app_country] => US
[patent_app_date] => 2019-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 8266
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16756262
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/756262 | Spin element and magnetic memory | Feb 11, 2019 | Issued |
Array
(
[id] => 14473905
[patent_doc_number] => 20190188597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => Magnetic Flux Control in Superconducting Device
[patent_app_type] => utility
[patent_app_number] => 16/270739
[patent_app_country] => US
[patent_app_date] => 2019-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16270739
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/270739 | Magnetic flux control in superconducting device | Feb 7, 2019 | Issued |