Darrell G Dayoan

Array ( [id] => 6021331 [patent_doc_number] => 20110049657 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/870486 [patent_app_country] => US [patent_app_date] => 2010-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 49 [patent_no_of_words] => 13303 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20110049657.pdf [firstpage_image] =>[orig_patent_app_number] => 12870486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8808326 [patent_doc_number] => 08445979 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-21 [patent_title] => 'Magnetic memory devices including magnetic layers separated by tunnel barriers' [patent_app_type] => utility [patent_app_number] => 12/862074 [patent_app_country] => US [patent_app_date] => 2010-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 21481 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12862074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5963028 [patent_doc_number] => 20110147696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'Resistive random access memory devices and resistive random access memory arrays having the same' [patent_app_type] => utility [patent_app_number] => 12/805783 [patent_app_country] => US [patent_app_date] => 2010-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3434 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147696.pdf [firstpage_image] =>[orig_patent_app_number] => 12805783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8920791 [patent_doc_number] => 08486723 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-07-16 [patent_title] => 'Three axis magnetic sensor device and method' [patent_app_type] => utility [patent_app_number] => 12/859631 [patent_app_country] => US [patent_app_date] => 2010-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6611 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12859631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6130680 [patent_doc_number] => 20110006394 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-13 [patent_title] => 'CONNECT AND CAPACITOR SUBSTRATES IN A MULTILAYERED SUBSTRATE STRUCTURE COUPLED BY SURFACE COULOMB FORCES' [patent_app_type] => utility [patent_app_number] => 12/855184 [patent_app_country] => US [patent_app_date] => 2010-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 66 [patent_figures_cnt] => 66 [patent_no_of_words] => 34584 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20110006394.pdf [firstpage_image] =>[orig_patent_app_number] => 12855184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9355926 [patent_doc_number] => 08674465 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-18 [patent_title] => 'MRAM device and integration techniques compatible with logic integration' [patent_app_type] => utility [patent_app_number] => 12/850860 [patent_app_country] => US [patent_app_date] => 2010-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4897 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12850860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6256182 [patent_doc_number] => 20100295129 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-25 [patent_title] => 'FIELD EFFECT TRANSISTOR WITH NARROW BANDGAP SOURCE AND DRAIN REGIONS AND METHOD OF FABRICATION' [patent_app_type] => utility [patent_app_number] => 12/850582 [patent_app_country] => US [patent_app_date] => 2010-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5554 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0295/20100295129.pdf [firstpage_image] =>[orig_patent_app_number] => 12850582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6255854 [patent_doc_number] => 20100295025 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-25 [patent_title] => 'CARBON NANOTUBE BASED INTEGRATED SEMICONDUCTOR CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/850259 [patent_app_country] => US [patent_app_date] => 2010-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 9255 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0295/20100295025.pdf [firstpage_image] =>[orig_patent_app_number] => 12850259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6021130 [patent_doc_number] => 20110049464 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'Resistive random access memory device and memory array including the same' [patent_app_type] => utility [patent_app_number] => 12/805430 [patent_app_country] => US [patent_app_date] => 2010-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3677 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20110049464.pdf [firstpage_image] =>[orig_patent_app_number] => 12805430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4517528 [patent_doc_number] => 07932508 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-26 [patent_title] => 'Multi-value recording phase-change memory device, multi-value recording phase-change channel transistor, and memory cell array' [patent_app_type] => utility [patent_app_number] => 12/838985 [patent_app_country] => US [patent_app_date] => 2010-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 7982 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/932/07932508.pdf [firstpage_image] =>[orig_patent_app_number] => 12838985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9100201 [patent_doc_number] => 08564080 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-22 [patent_title] => 'Magnetic storage element utilizing improved pinned layer stack' [patent_app_type] => utility [patent_app_number] => 12/837535 [patent_app_country] => US [patent_app_date] => 2010-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 5622 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12837535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8263385 [patent_doc_number] => 20120162815 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-06-28 [patent_title] => 'SYSTEM AND METHOD FOR MANIPULATING DOMAIN PINNING AND REVERSAL IN FERROMAGNETIC MATERIALS' [patent_app_type] => utility [patent_app_number] => 13/383059 [patent_app_country] => US [patent_app_date] => 2010-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5609 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13383059 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6570017 [patent_doc_number] => 20100273306 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-28 [patent_title] => 'Phase change layer and method of manufacturing the same and phase change memory device comprising phase change layer and methods of manufacturing and operating phase change memory device' [patent_app_type] => utility [patent_app_number] => 12/801936 [patent_app_country] => US [patent_app_date] => 2010-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7492 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20100273306.pdf [firstpage_image] =>[orig_patent_app_number] => 12801936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8398818 [patent_doc_number] => 08269204 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-18 [patent_title] => 'Back to back resistive random access memory cells' [patent_app_type] => utility [patent_app_number] => 12/829305 [patent_app_country] => US [patent_app_date] => 2010-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 30 [patent_no_of_words] => 14719 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 311 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12829305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9020888 [patent_doc_number] => 08530874 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-09-10 [patent_title] => 'Insulated phase change memory' [patent_app_type] => utility [patent_app_number] => 12/828463 [patent_app_country] => US [patent_app_date] => 2010-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2183 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12828463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8398821 [patent_doc_number] => 08269203 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-18 [patent_title] => 'Resistive RAM devices for programmable logic devices' [patent_app_type] => utility [patent_app_number] => 12/829300 [patent_app_country] => US [patent_app_date] => 2010-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 30 [patent_no_of_words] => 14716 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12829300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9216715 [patent_doc_number] => 08629518 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-01-14 [patent_title] => 'Sacrifice layer structure and method for magnetic tunnel junction (MTJ) etching process' [patent_app_type] => utility [patent_app_number] => 12/828593 [patent_app_country] => US [patent_app_date] => 2010-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1765 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12828593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9504199 [patent_doc_number] => 08742517 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-06-03 [patent_title] => 'Collapsed mode capacitive sensor' [patent_app_type] => utility [patent_app_number] => 13/379446 [patent_app_country] => US [patent_app_date] => 2010-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4378 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13379446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8133745 [patent_doc_number] => 20120091421 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-04-19 [patent_title] => 'Nanostructure quick-switch memristor and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 13/129815 [patent_app_country] => US [patent_app_date] => 2010-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8606 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20120091421.pdf [firstpage_image] =>[orig_patent_app_number] => 13129815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6145235 [patent_doc_number] => 20110017971 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-27 [patent_title] => 'INTEGRATED CIRCUIT DEVICES INCLUDING LOW-RESISTIVITY CONDUCTIVE PATTERNS IN RECESSED REGIONS' [patent_app_type] => utility [patent_app_number] => 12/826896 [patent_app_country] => US [patent_app_date] => 2010-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 16790 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20110017971.pdf [firstpage_image] =>[orig_patent_app_number] => 12826896 [rel_patent_id] =>[rel_patent_doc_number] =>)