David A. Foster

Array ( [id] => 1465095 [patent_doc_number] => 06351393 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-26 [patent_title] => 'Electronic package for electronic components and method of making same' [patent_app_type] => B1 [patent_app_number] => 09/346356 [patent_app_country] => US [patent_app_date] => 1999-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 6041 [patent_no_of_claims] => 93 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/351/06351393.pdf [firstpage_image] =>[orig_patent_app_number] => 09346356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4338838 [patent_doc_number] => 06330165 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/345505 [patent_app_country] => US [patent_app_date] => 1999-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 22 [patent_no_of_words] => 11050 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/330/06330165.pdf [firstpage_image] =>[orig_patent_app_number] => 345505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4290645 [patent_doc_number] => 06282100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Low cost ball grid array package' [patent_app_type] => 1 [patent_app_number] => 9/346100 [patent_app_country] => US [patent_app_date] => 1999-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2331 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282100.pdf [firstpage_image] =>[orig_patent_app_number] => 346100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4196715 [patent_doc_number] => 06160716 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Motherboard having one-between trace connections for connectors' [patent_app_type] => 1 [patent_app_number] => 9/344016 [patent_app_country] => US [patent_app_date] => 1999-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4134 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160716.pdf [firstpage_image] =>[orig_patent_app_number] => 344016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4418353 [patent_doc_number] => 06239982 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Electronic device having a single-sided circuit board' [patent_app_type] => 1 [patent_app_number] => 9/338658 [patent_app_country] => US [patent_app_date] => 1999-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2603 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/239/06239982.pdf [firstpage_image] =>[orig_patent_app_number] => 338658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4326977 [patent_doc_number] => 06243272 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Method and apparatus for interconnecting multiple devices on a circuit board' [patent_app_type] => 1 [patent_app_number] => 9/336486 [patent_app_country] => US [patent_app_date] => 1999-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3913 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243272.pdf [firstpage_image] =>[orig_patent_app_number] => 336486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4169497 [patent_doc_number] => 06108213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Retainer for electronic apparatus' [patent_app_type] => 1 [patent_app_number] => 9/333969 [patent_app_country] => US [patent_app_date] => 1999-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3686 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/108/06108213.pdf [firstpage_image] =>[orig_patent_app_number] => 333969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4171024 [patent_doc_number] => 06115261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Wedge mount for integrated circuit sensors' [patent_app_type] => 1 [patent_app_number] => 9/332616 [patent_app_country] => US [patent_app_date] => 1999-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2746 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/115/06115261.pdf [firstpage_image] =>[orig_patent_app_number] => 332616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1538427 [patent_doc_number] => 06490166 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-03 [patent_title] => 'Integrated circuit package having a substrate vent hole' [patent_app_type] => B1 [patent_app_number] => 09/330373 [patent_app_country] => US [patent_app_date] => 1999-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 1904 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/490/06490166.pdf [firstpage_image] =>[orig_patent_app_number] => 09330373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1590060 [patent_doc_number] => 06359836 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Locking isolation mounting system for data storage modules' [patent_app_type] => B1 [patent_app_number] => 09/328932 [patent_app_country] => US [patent_app_date] => 1999-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 2414 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/359/06359836.pdf [firstpage_image] =>[orig_patent_app_number] => 09328932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4308543 [patent_doc_number] => 06181569 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Low cost chip size package and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/326905 [patent_app_country] => US [patent_app_date] => 1999-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 29 [patent_no_of_words] => 8700 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181569.pdf [firstpage_image] =>[orig_patent_app_number] => 326905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4126403 [patent_doc_number] => 06046912 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-04 [patent_title] => 'Computer system having riser board expansion capability' [patent_app_type] => 1 [patent_app_number] => 9/325622 [patent_app_country] => US [patent_app_date] => 1999-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1866 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/046/06046912.pdf [firstpage_image] =>[orig_patent_app_number] => 325622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4230859 [patent_doc_number] => 06088234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Connection structure of circuit protection element' [patent_app_type] => 1 [patent_app_number] => 9/323693 [patent_app_country] => US [patent_app_date] => 1999-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2523 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/088/06088234.pdf [firstpage_image] =>[orig_patent_app_number] => 323693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4282765 [patent_doc_number] => 06307755 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die' [patent_app_type] => 1 [patent_app_number] => 9/322127 [patent_app_country] => US [patent_app_date] => 1999-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 56 [patent_figures_cnt] => 158 [patent_no_of_words] => 13098 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/307/06307755.pdf [firstpage_image] =>[orig_patent_app_number] => 322127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4383581 [patent_doc_number] => 06288902 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Modular data storage system for reducing mechanical shock and vibrations' [patent_app_type] => 1 [patent_app_number] => 9/318512 [patent_app_country] => US [patent_app_date] => 1999-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 5982 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288902.pdf [firstpage_image] =>[orig_patent_app_number] => 318512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4308730 [patent_doc_number] => 06198635 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Interconnect layout pattern for integrated circuit packages and the like' [patent_app_type] => 1 [patent_app_number] => 9/313685 [patent_app_country] => US [patent_app_date] => 1999-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5623 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198635.pdf [firstpage_image] =>[orig_patent_app_number] => 313685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4216514 [patent_doc_number] => 06078505 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Circuit board assembly method' [patent_app_type] => 1 [patent_app_number] => 9/312155 [patent_app_country] => US [patent_app_date] => 1999-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1748 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078505.pdf [firstpage_image] =>[orig_patent_app_number] => 312155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317345 [patent_doc_number] => 06327159 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Wireform bracket for managing computer cables' [patent_app_type] => 1 [patent_app_number] => 9/302018 [patent_app_country] => US [patent_app_date] => 1999-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1692 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/327/06327159.pdf [firstpage_image] =>[orig_patent_app_number] => 302018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4251245 [patent_doc_number] => 06091606 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Semiconductor device including combed bond pad opening, assemblies and methods' [patent_app_type] => 1 [patent_app_number] => 9/296952 [patent_app_country] => US [patent_app_date] => 1999-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3700 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/091/06091606.pdf [firstpage_image] =>[orig_patent_app_number] => 296952 [rel_patent_id] =>[rel_patent_doc_number] =>)