David A. Foster

Array ( [id] => 4116560 [patent_doc_number] => 06101098 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Structure and method for mounting an electric part' [patent_app_type] => 1 [patent_app_number] => 9/249702 [patent_app_country] => US [patent_app_date] => 1999-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1566 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/101/06101098.pdf [firstpage_image] =>[orig_patent_app_number] => 249702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245718 [patent_doc_number] => 06075710 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips' [patent_app_type] => 1 [patent_app_number] => 9/248875 [patent_app_country] => US [patent_app_date] => 1999-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 5829 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/075/06075710.pdf [firstpage_image] =>[orig_patent_app_number] => 248875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4363100 [patent_doc_number] => 06215669 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Discrete component in-mold mounting' [patent_app_type] => 1 [patent_app_number] => 9/248132 [patent_app_country] => US [patent_app_date] => 1999-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2067 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215669.pdf [firstpage_image] =>[orig_patent_app_number] => 248132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4201832 [patent_doc_number] => 06130823 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'Stackable ball grid array module and method' [patent_app_type] => 1 [patent_app_number] => 9/240623 [patent_app_country] => US [patent_app_date] => 1999-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2011 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/130/06130823.pdf [firstpage_image] =>[orig_patent_app_number] => 240623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4368181 [patent_doc_number] => 06175506 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Multilayer printed circuit board' [patent_app_type] => 1 [patent_app_number] => 9/237246 [patent_app_country] => US [patent_app_date] => 1999-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 7204 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/175/06175506.pdf [firstpage_image] =>[orig_patent_app_number] => 237246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4250140 [patent_doc_number] => 06081429 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Test interposer for use with ball grid array packages assemblies and ball grid array packages including same and methods' [patent_app_type] => 1 [patent_app_number] => 9/234242 [patent_app_country] => US [patent_app_date] => 1999-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4282 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/081/06081429.pdf [firstpage_image] =>[orig_patent_app_number] => 234242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6947472 [patent_doc_number] => 20010021106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-13 [patent_title] => 'STACKED PRINTED CIRCUIT BOARD MEMORY MODULE' [patent_app_type] => new [patent_app_number] => 09/231613 [patent_app_country] => US [patent_app_date] => 1999-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3293 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0021/20010021106.pdf [firstpage_image] =>[orig_patent_app_number] => 09231613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4246718 [patent_doc_number] => 06118664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Handle for plug-in protectors' [patent_app_type] => 1 [patent_app_number] => 9/229292 [patent_app_country] => US [patent_app_date] => 1999-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 1965 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/118/06118664.pdf [firstpage_image] =>[orig_patent_app_number] => 229292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4416615 [patent_doc_number] => 06233157 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Printed circuit board and method for wiring signal lines on the same' [patent_app_type] => 1 [patent_app_number] => 9/223285 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3553 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/233/06233157.pdf [firstpage_image] =>[orig_patent_app_number] => 223285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4371897 [patent_doc_number] => 06191948 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Power supply device' [patent_app_type] => 1 [patent_app_number] => 9/223192 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3395 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191948.pdf [firstpage_image] =>[orig_patent_app_number] => 223192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4109836 [patent_doc_number] => 06097609 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Direct BGA socket' [patent_app_type] => 1 [patent_app_number] => 9/223647 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2425 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/097/06097609.pdf [firstpage_image] =>[orig_patent_app_number] => 223647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4082019 [patent_doc_number] => 06069797 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-30 [patent_title] => 'Power distribution assembly' [patent_app_type] => 1 [patent_app_number] => 9/222605 [patent_app_country] => US [patent_app_date] => 1998-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4187 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/069/06069797.pdf [firstpage_image] =>[orig_patent_app_number] => 222605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4417060 [patent_doc_number] => 06172878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Multi-element module and production process thereof' [patent_app_type] => 1 [patent_app_number] => 9/221142 [patent_app_country] => US [patent_app_date] => 1998-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 9676 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172878.pdf [firstpage_image] =>[orig_patent_app_number] => 221142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309328 [patent_doc_number] => 06185107 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'MEMS based tile assemblies and methods of fabrication' [patent_app_type] => 1 [patent_app_number] => 9/220086 [patent_app_country] => US [patent_app_date] => 1998-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2211 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/185/06185107.pdf [firstpage_image] =>[orig_patent_app_number] => 220086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4196670 [patent_doc_number] => 06160713 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Circuit in a selective call radio with improved electromechanical interconnects' [patent_app_type] => 1 [patent_app_number] => 9/216770 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2031 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160713.pdf [firstpage_image] =>[orig_patent_app_number] => 216770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4169816 [patent_doc_number] => 06157541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-05 [patent_title] => 'Stack arrangement for two semiconductor memory chips and printed board for accepting a plurality of such stack arrangements' [patent_app_type] => 1 [patent_app_number] => 9/216978 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 3424 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/157/06157541.pdf [firstpage_image] =>[orig_patent_app_number] => 216978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4219559 [patent_doc_number] => 06219912 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Method for manufacture electronic component device' [patent_app_type] => 1 [patent_app_number] => 9/216932 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 50 [patent_no_of_words] => 10228 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/219/06219912.pdf [firstpage_image] =>[orig_patent_app_number] => 216932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4316533 [patent_doc_number] => 06188582 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Flexible interconnection between integrated circuit chip and substrate or printed circuit board' [patent_app_type] => 1 [patent_app_number] => 9/215802 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 6798 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188582.pdf [firstpage_image] =>[orig_patent_app_number] => 215802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4368794 [patent_doc_number] => 06169664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Selective performance enhancements for interconnect conducting paths' [patent_app_type] => 1 [patent_app_number] => 9/215852 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 2276 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/169/06169664.pdf [firstpage_image] =>[orig_patent_app_number] => 215852 [rel_patent_id] =>[rel_patent_doc_number] =>)