David A Zarneke

Array ( [id] => 8390914 [patent_doc_number] => 20120228757 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-13 [patent_title] => 'COOLING STRUCTURE OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/511305 [patent_app_country] => US [patent_app_date] => 2009-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7394 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13511305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5932536 [patent_doc_number] => 20110210439 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-01 [patent_title] => 'Semiconductor Package and Manufacturing Method Thereof' [patent_app_type] => utility [patent_app_number] => 13/128252 [patent_app_country] => US [patent_app_date] => 2009-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3834 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20110210439.pdf [firstpage_image] =>[orig_patent_app_number] => 13128252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6216107 [patent_doc_number] => 20100052151 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-04 [patent_title] => 'Ball Grid Array Package Having One or More Stiffeners' [patent_app_type] => utility [patent_app_number] => 12/619385 [patent_app_country] => US [patent_app_date] => 2009-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 4759 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20100052151.pdf [firstpage_image] =>[orig_patent_app_number] => 12619385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6545282 [patent_doc_number] => 20100044811 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-25 [patent_title] => 'INTEGRATED CIRCUIT ENCAPSULATION AND METHOD THEREFOR' [patent_app_type] => utility [patent_app_number] => 12/611586 [patent_app_country] => US [patent_app_date] => 2009-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1722 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20100044811.pdf [firstpage_image] =>[orig_patent_app_number] => 12611586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10022223 [patent_doc_number] => 09064716 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-06-23 [patent_title] => 'Stacking devices at finished package level' [patent_app_type] => utility [patent_app_number] => 12/571313 [patent_app_country] => US [patent_app_date] => 2009-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3615 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12571313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8621390 [patent_doc_number] => 08354303 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-15 [patent_title] => 'Thermally enhanced low parasitic power semiconductor package' [patent_app_type] => utility [patent_app_number] => 12/569314 [patent_app_country] => US [patent_app_date] => 2009-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5692 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12569314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6489790 [patent_doc_number] => 20100009511 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'PROGRAMMABLE CAPACITOR ASSOCIATED WITH AN INPUT/OUTPUT PAD' [patent_app_type] => utility [patent_app_number] => 12/564534 [patent_app_country] => US [patent_app_date] => 2009-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2846 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20100009511.pdf [firstpage_image] =>[orig_patent_app_number] => 12564534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8294948 [patent_doc_number] => 08222748 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-17 [patent_title] => 'Packaged electronic devices having die attach regions with selective thin dielectric layer' [patent_app_type] => utility [patent_app_number] => 12/563206 [patent_app_country] => US [patent_app_date] => 2009-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3937 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12563206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6460755 [patent_doc_number] => 20100006623 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'Non-Pull Back Pad Package with an Additional Solder Standoff' [patent_app_type] => utility [patent_app_number] => 12/560640 [patent_app_country] => US [patent_app_date] => 2009-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6869 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006623.pdf [firstpage_image] =>[orig_patent_app_number] => 12560640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8257577 [patent_doc_number] => 08207056 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-26 [patent_title] => 'Method for manufacturing semiconductor device, and method and structure for implementing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/552728 [patent_app_country] => US [patent_app_date] => 2009-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 5870 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 434 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12552728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6220861 [patent_doc_number] => 20100055834 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-04 [patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD' [patent_app_type] => utility [patent_app_number] => 12/550754 [patent_app_country] => US [patent_app_date] => 2009-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3814 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20100055834.pdf [firstpage_image] =>[orig_patent_app_number] => 12550754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5371450 [patent_doc_number] => 20090309010 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'IMAGE SENSOR WITH DECREASED OPTICAL INTERFERENCE BETWEEN ADJACENT PIXELS' [patent_app_type] => utility [patent_app_number] => 12/544547 [patent_app_country] => US [patent_app_date] => 2009-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5049 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0309/20090309010.pdf [firstpage_image] =>[orig_patent_app_number] => 12544547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8294307 [patent_doc_number] => 08222090 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-17 [patent_title] => 'Modular die and mask for semiconductor processing' [patent_app_type] => utility [patent_app_number] => 12/535093 [patent_app_country] => US [patent_app_date] => 2009-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3627 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12535093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6255102 [patent_doc_number] => 20100029047 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'METHOD OF FABRICATING PRINTED CIRCUIT BOARD HAVING SEMICONDUCTOR COMPONENTS EMBEDDED THEREIN' [patent_app_type] => utility [patent_app_number] => 12/510379 [patent_app_country] => US [patent_app_date] => 2009-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2801 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20100029047.pdf [firstpage_image] =>[orig_patent_app_number] => 12510379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5300272 [patent_doc_number] => 20090294924 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'HAFNIUM LANTHANIDE OXYNITRIDE FILMS' [patent_app_type] => utility [patent_app_number] => 12/505963 [patent_app_country] => US [patent_app_date] => 2009-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 17586 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20090294924.pdf [firstpage_image] =>[orig_patent_app_number] => 12505963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5555654 [patent_doc_number] => 20090267231 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING AN ETCH STOP LAYER AND RELATED DEVICE' [patent_app_type] => utility [patent_app_number] => 12/498302 [patent_app_country] => US [patent_app_date] => 2009-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6573 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20090267231.pdf [firstpage_image] =>[orig_patent_app_number] => 12498302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6168080 [patent_doc_number] => 20110174527 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-21 [patent_title] => 'ELEMENT MOUNTING BOARD, SEMICONDUCTOR MODULE, SEMICONDUCTOR DEVICE, METHOD FOR FABRICATING THE ELEMENT MOUNTING BOARD, AND METHOD FOR FABRICATING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/002189 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 32 [patent_no_of_words] => 14414 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20110174527.pdf [firstpage_image] =>[orig_patent_app_number] => 13002189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 43696 [patent_doc_number] => 07781895 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-24 [patent_title] => 'Via electromigration improvement by changing the via bottom geometric profile' [patent_app_type] => utility [patent_app_number] => 12/486521 [patent_app_country] => US [patent_app_date] => 2009-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 7417 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/781/07781895.pdf [firstpage_image] =>[orig_patent_app_number] => 12486521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7728352 [patent_doc_number] => 20120012996 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-19 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/258860 [patent_app_country] => US [patent_app_date] => 2009-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 10515 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20120012996.pdf [firstpage_image] =>[orig_patent_app_number] => 13258860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4441785 [patent_doc_number] => 07927918 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-19 [patent_title] => 'Packaged products, including stacked package modules, and methods of forming same' [patent_app_type] => utility [patent_app_number] => 12/479407 [patent_app_country] => US [patent_app_date] => 2009-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2581 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/927/07927918.pdf [firstpage_image] =>[orig_patent_app_number] => 12479407 [rel_patent_id] =>[rel_patent_doc_number] =>)