David A Zarneke

Array ( [id] => 5705376 [patent_doc_number] => 20060194424 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-31 [patent_title] => 'Microfeature devices and methods for manufacturing microfeature devices' [patent_app_type] => utility [patent_app_number] => 11/413682 [patent_app_country] => US [patent_app_date] => 2006-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5045 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20060194424.pdf [firstpage_image] =>[orig_patent_app_number] => 11413682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5354556 [patent_doc_number] => 20090185900 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-23 [patent_title] => 'WIND-DRIVEN ELECTRICITY GENERATION DEVICE, METHOD OF CONTROLLING WIND-DRIVEN ELECTRICITY GENERATION DEVICE, AND COMPUTER PROGRAM' [patent_app_type] => utility [patent_app_number] => 12/298569 [patent_app_country] => US [patent_app_date] => 2006-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5890 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20090185900.pdf [firstpage_image] =>[orig_patent_app_number] => 12298569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 817489 [patent_doc_number] => 07411297 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-12 [patent_title] => 'Microfeature devices and methods for manufacturing microfeature devices' [patent_app_type] => utility [patent_app_number] => 11/407435 [patent_app_country] => US [patent_app_date] => 2006-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5012 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/411/07411297.pdf [firstpage_image] =>[orig_patent_app_number] => 11407435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5703234 [patent_doc_number] => 20060192281 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-31 [patent_title] => 'Methods for sealing chambers of microelectronic packages' [patent_app_type] => utility [patent_app_number] => 11/406858 [patent_app_country] => US [patent_app_date] => 2006-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7780 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0192/20060192281.pdf [firstpage_image] =>[orig_patent_app_number] => 11406858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 574009 [patent_doc_number] => 07459404 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-02 [patent_title] => 'Adhesion improvement for low k dielectrics' [patent_app_type] => utility [patent_app_number] => 11/405852 [patent_app_country] => US [patent_app_date] => 2006-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 9303 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/459/07459404.pdf [firstpage_image] =>[orig_patent_app_number] => 11405852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5245207 [patent_doc_number] => 20070241441 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-18 [patent_title] => 'MULTICHIP PACKAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 11/379018 [patent_app_country] => US [patent_app_date] => 2006-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4379 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20070241441.pdf [firstpage_image] =>[orig_patent_app_number] => 11379018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5848733 [patent_doc_number] => 20060231935 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-19 [patent_title] => 'BGA type semiconductor package featuring additional flat electrode teminals, and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/402008 [patent_app_country] => US [patent_app_date] => 2006-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6160 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0231/20060231935.pdf [firstpage_image] =>[orig_patent_app_number] => 11402008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 360085 [patent_doc_number] => 07485964 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-03 [patent_title] => 'Dielectric material' [patent_app_type] => utility [patent_app_number] => 11/399579 [patent_app_country] => US [patent_app_date] => 2006-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2761 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/485/07485964.pdf [firstpage_image] =>[orig_patent_app_number] => 11399579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5123583 [patent_doc_number] => 20070235853 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-11 [patent_title] => 'Chip package structure' [patent_app_type] => utility [patent_app_number] => 11/399129 [patent_app_country] => US [patent_app_date] => 2006-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2617 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20070235853.pdf [firstpage_image] =>[orig_patent_app_number] => 11399129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4506717 [patent_doc_number] => 07915081 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-29 [patent_title] => 'Flexible interconnect pattern on semiconductor package' [patent_app_type] => utility [patent_app_number] => 11/395549 [patent_app_country] => US [patent_app_date] => 2006-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4339 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/915/07915081.pdf [firstpage_image] =>[orig_patent_app_number] => 11395549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5253444 [patent_doc_number] => 20070134900 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'Method of improving adhesion strength of low dielectric constant layers' [patent_app_type] => utility [patent_app_number] => 11/394529 [patent_app_country] => US [patent_app_date] => 2006-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5039 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20070134900.pdf [firstpage_image] =>[orig_patent_app_number] => 11394529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5754087 [patent_doc_number] => 20060223236 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Method of manufacturing flexible circuit substrate' [patent_app_type] => utility [patent_app_number] => 11/392308 [patent_app_country] => US [patent_app_date] => 2006-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7406 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20060223236.pdf [firstpage_image] =>[orig_patent_app_number] => 11392308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5750794 [patent_doc_number] => 20060219943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'System and method for identification of a reference integrated circuit for a pick-and-place equipment' [patent_app_type] => utility [patent_app_number] => 11/392130 [patent_app_country] => US [patent_app_date] => 2006-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2934 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0219/20060219943.pdf [firstpage_image] =>[orig_patent_app_number] => 11392130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 555567 [patent_doc_number] => 07468309 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-23 [patent_title] => 'Semiconductor wafer treatment method' [patent_app_type] => utility [patent_app_number] => 11/390339 [patent_app_country] => US [patent_app_date] => 2006-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2728 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/468/07468309.pdf [firstpage_image] =>[orig_patent_app_number] => 11390339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5851308 [patent_doc_number] => 20060234499 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-19 [patent_title] => 'Substrate processing method and substrate processing apparatus' [patent_app_type] => utility [patent_app_number] => 11/389178 [patent_app_country] => US [patent_app_date] => 2006-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 19369 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0234/20060234499.pdf [firstpage_image] =>[orig_patent_app_number] => 11389178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5869112 [patent_doc_number] => 20060163729 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-27 [patent_title] => 'Structure and manufacturing method of a chip scale package' [patent_app_type] => utility [patent_app_number] => 11/389717 [patent_app_country] => US [patent_app_date] => 2006-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4625 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20060163729.pdf [firstpage_image] =>[orig_patent_app_number] => 11389717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5677950 [patent_doc_number] => 20060183306 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'Method for producing an electronic component with shielding' [patent_app_type] => utility [patent_app_number] => 11/387403 [patent_app_country] => US [patent_app_date] => 2006-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5720 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20060183306.pdf [firstpage_image] =>[orig_patent_app_number] => 11387403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5063139 [patent_doc_number] => 20070224779 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-27 [patent_title] => 'Method for fabricating a BGA device and BGA device' [patent_app_type] => utility [patent_app_number] => 11/388218 [patent_app_country] => US [patent_app_date] => 2006-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 1972 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20070224779.pdf [firstpage_image] =>[orig_patent_app_number] => 11388218 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5879391 [patent_doc_number] => 20060168552 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-27 [patent_title] => 'Substrate mapping' [patent_app_type] => utility [patent_app_number] => 11/386474 [patent_app_country] => US [patent_app_date] => 2006-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8230 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0168/20060168552.pdf [firstpage_image] =>[orig_patent_app_number] => 11386474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5060400 [patent_doc_number] => 20070222037 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-27 [patent_title] => 'SEMICONDUCTOR WAFER AND METHOD FOR MAKING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/277149 [patent_app_country] => US [patent_app_date] => 2006-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1939 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0222/20070222037.pdf [firstpage_image] =>[orig_patent_app_number] => 11277149 [rel_patent_id] =>[rel_patent_doc_number] =>)