David Armand Wiley

Array ( [id] => 3918634 [patent_doc_number] => 05898846 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'CPU interconnect system for a computer' [patent_app_type] => 1 [patent_app_number] => 8/986858 [patent_app_country] => US [patent_app_date] => 1997-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2981 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/898/05898846.pdf [firstpage_image] =>[orig_patent_app_number] => 986858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4211080 [patent_doc_number] => 06044424 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'Hot-plug power supply for high-availability computer systems' [patent_app_type] => 1 [patent_app_number] => 8/985562 [patent_app_country] => US [patent_app_date] => 1997-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3337 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/044/06044424.pdf [firstpage_image] =>[orig_patent_app_number] => 985562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317541 [patent_doc_number] => 06185646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Method and apparatus for transferring data on a synchronous multi-drop' [patent_app_type] => 1 [patent_app_number] => 8/984611 [patent_app_country] => US [patent_app_date] => 1997-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1952 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/185/06185646.pdf [firstpage_image] =>[orig_patent_app_number] => 984611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4114911 [patent_doc_number] => 06049879 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-11 [patent_title] => 'Power management diagnostic in electronic devices' [patent_app_type] => 1 [patent_app_number] => 8/982580 [patent_app_country] => US [patent_app_date] => 1997-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3143 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/049/06049879.pdf [firstpage_image] =>[orig_patent_app_number] => 982580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155543 [patent_doc_number] => 06122688 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Protocol for communication with dynamic memory' [patent_app_type] => 1 [patent_app_number] => 8/979402 [patent_app_country] => US [patent_app_date] => 1997-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 24 [patent_no_of_words] => 18393 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/122/06122688.pdf [firstpage_image] =>[orig_patent_app_number] => 979402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4057668 [patent_doc_number] => 05913046 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-15 [patent_title] => 'Protocol for communication with dynamic memory' [patent_app_type] => 1 [patent_app_number] => 8/980091 [patent_app_country] => US [patent_app_date] => 1997-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 24 [patent_no_of_words] => 13806 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/913/05913046.pdf [firstpage_image] =>[orig_patent_app_number] => 980091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3974249 [patent_doc_number] => 05901297 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Initialization mechanism for symmetric arbitration agents' [patent_app_type] => 1 [patent_app_number] => 8/974750 [patent_app_country] => US [patent_app_date] => 1997-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6577 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/901/05901297.pdf [firstpage_image] =>[orig_patent_app_number] => 974750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3996305 [patent_doc_number] => 05911080 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Computer system whose power supply is controlled by an identification card and a method of supplying power to the computer system' [patent_app_type] => 1 [patent_app_number] => 8/970497 [patent_app_country] => US [patent_app_date] => 1997-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2215 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/911/05911080.pdf [firstpage_image] =>[orig_patent_app_number] => 970497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4025575 [patent_doc_number] => 06006337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Computer system for playing an audio compact disk and a playing method thereof' [patent_app_type] => 1 [patent_app_number] => 8/969618 [patent_app_country] => US [patent_app_date] => 1997-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3605 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/006/06006337.pdf [firstpage_image] =>[orig_patent_app_number] => 969618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4373471 [patent_doc_number] => 06202113 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Bank register circuit for a multiply accumulate circuit' [patent_app_type] => 1 [patent_app_number] => 8/957065 [patent_app_country] => US [patent_app_date] => 1997-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 4257 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/202/06202113.pdf [firstpage_image] =>[orig_patent_app_number] => 957065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4370884 [patent_doc_number] => 06216191 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Field programmable gate array having a dedicated processor interface' [patent_app_type] => 1 [patent_app_number] => 8/950444 [patent_app_country] => US [patent_app_date] => 1997-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3130 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/216/06216191.pdf [firstpage_image] =>[orig_patent_app_number] => 950444 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4235090 [patent_doc_number] => 06088517 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Interfacing direct memory access devices to a non-ISA bus' [patent_app_type] => 1 [patent_app_number] => 8/950297 [patent_app_country] => US [patent_app_date] => 1997-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 10856 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/088/06088517.pdf [firstpage_image] =>[orig_patent_app_number] => 950297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4337558 [patent_doc_number] => 06249874 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Information processing device' [patent_app_type] => 1 [patent_app_number] => 8/947158 [patent_app_country] => US [patent_app_date] => 1997-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4150 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249874.pdf [firstpage_image] =>[orig_patent_app_number] => 947158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4025063 [patent_doc_number] => 06006301 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Multi-delivery scheme interrupt router' [patent_app_type] => 1 [patent_app_number] => 8/941149 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4318 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/006/06006301.pdf [firstpage_image] =>[orig_patent_app_number] => 941149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155661 [patent_doc_number] => 06122696 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'CPU-peripheral bus interface using byte enable signaling to control byte lane steering' [patent_app_type] => 1 [patent_app_number] => 8/937821 [patent_app_country] => US [patent_app_date] => 1997-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 16 [patent_no_of_words] => 11450 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 274 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/122/06122696.pdf [firstpage_image] =>[orig_patent_app_number] => 937821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4269992 [patent_doc_number] => 06223245 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Device and method for generating interrupt' [patent_app_type] => 1 [patent_app_number] => 8/931754 [patent_app_country] => US [patent_app_date] => 1997-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2391 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/223/06223245.pdf [firstpage_image] =>[orig_patent_app_number] => 931754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155632 [patent_doc_number] => 06122694 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Serial bus controller' [patent_app_type] => 1 [patent_app_number] => 8/929887 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2533 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/122/06122694.pdf [firstpage_image] =>[orig_patent_app_number] => 929887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3967041 [patent_doc_number] => 05983306 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'PCI bridge with upstream memory prefetch and buffered memory write disable address ranges' [patent_app_type] => 1 [patent_app_number] => 8/929357 [patent_app_country] => US [patent_app_date] => 1997-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3895 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/983/05983306.pdf [firstpage_image] =>[orig_patent_app_number] => 929357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4370785 [patent_doc_number] => 06216184 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Extended riser for implementing a cableless front panel input/output' [patent_app_type] => 1 [patent_app_number] => 8/927970 [patent_app_country] => US [patent_app_date] => 1997-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3351 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/216/06216184.pdf [firstpage_image] =>[orig_patent_app_number] => 927970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4426881 [patent_doc_number] => 06195718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Dual PCI bridge docking' [patent_app_type] => 1 [patent_app_number] => 8/926394 [patent_app_country] => US [patent_app_date] => 1997-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3001 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/195/06195718.pdf [firstpage_image] =>[orig_patent_app_number] => 926394 [rel_patent_id] =>[rel_patent_doc_number] =>)