David Armand Wiley

Array ( [id] => 4309928 [patent_doc_number] => 06212589 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'System resource arbitration mechanism for a host bridge' [patent_app_type] => 1 [patent_app_number] => 8/924209 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3308 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/212/06212589.pdf [firstpage_image] =>[orig_patent_app_number] => 924209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794789 [patent_doc_number] => 05809312 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Power-on reset control circuit' [patent_app_type] => 1 [patent_app_number] => 8/920124 [patent_app_country] => US [patent_app_date] => 1997-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7519 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809312.pdf [firstpage_image] =>[orig_patent_app_number] => 920124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3759287 [patent_doc_number] => 05754866 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Delayed interrupts with a FIFO in an improved input/output architecture' [patent_app_type] => 1 [patent_app_number] => 8/921846 [patent_app_country] => US [patent_app_date] => 1997-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2918 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754866.pdf [firstpage_image] =>[orig_patent_app_number] => 921846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4031041 [patent_doc_number] => 05881252 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Method and apparatus for automatically configuring circuit cards in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/920503 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7046 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/881/05881252.pdf [firstpage_image] =>[orig_patent_app_number] => 920503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3961234 [patent_doc_number] => 05974488 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Method and apparatus for transmission of signals over a shared line' [patent_app_type] => 1 [patent_app_number] => 8/919387 [patent_app_country] => US [patent_app_date] => 1997-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 8637 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/974/05974488.pdf [firstpage_image] =>[orig_patent_app_number] => 919387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4148140 [patent_doc_number] => 06128746 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Continuously powered mainstore for large memory subsystems' [patent_app_type] => 1 [patent_app_number] => 8/917490 [patent_app_country] => US [patent_app_date] => 1997-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 4348 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/128/06128746.pdf [firstpage_image] =>[orig_patent_app_number] => 917490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4047802 [patent_doc_number] => 05857087 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-05 [patent_title] => 'Method of handshaking in a data communications bus' [patent_app_type] => 1 [patent_app_number] => 8/918091 [patent_app_country] => US [patent_app_date] => 1997-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 35 [patent_no_of_words] => 19953 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/857/05857087.pdf [firstpage_image] =>[orig_patent_app_number] => 918091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4049453 [patent_doc_number] => 05943507 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Interrupt routing circuits, systems and methods' [patent_app_type] => 1 [patent_app_number] => 8/915154 [patent_app_country] => US [patent_app_date] => 1997-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 52 [patent_figures_cnt] => 73 [patent_no_of_words] => 92541 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/943/05943507.pdf [firstpage_image] =>[orig_patent_app_number] => 915154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4310749 [patent_doc_number] => 06212642 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Management of data before zero volt suspend in computer power management' [patent_app_type] => 1 [patent_app_number] => 8/911467 [patent_app_country] => US [patent_app_date] => 1997-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3273 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/212/06212642.pdf [firstpage_image] =>[orig_patent_app_number] => 911467 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4067966 [patent_doc_number] => 05933612 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Deadlock avoidance in a split-bus computer system' [patent_app_type] => 1 [patent_app_number] => 8/903412 [patent_app_country] => US [patent_app_date] => 1997-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 12438 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933612.pdf [firstpage_image] =>[orig_patent_app_number] => 903412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4274134 [patent_doc_number] => 06209105 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Battery-driven electronic equipment system and power source control method therefor' [patent_app_type] => 1 [patent_app_number] => 8/902335 [patent_app_country] => US [patent_app_date] => 1997-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 26 [patent_no_of_words] => 9323 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/209/06209105.pdf [firstpage_image] =>[orig_patent_app_number] => 902335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4239939 [patent_doc_number] => 06012115 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'Method and system for accurate temporal determination of real-time events within a universal serial bus system' [patent_app_type] => 1 [patent_app_number] => 8/901465 [patent_app_country] => US [patent_app_date] => 1997-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5680 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/012/06012115.pdf [firstpage_image] =>[orig_patent_app_number] => 901465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4380077 [patent_doc_number] => 06192480 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Method of managing power for a computer system and generating application threshold warnings' [patent_app_type] => 1 [patent_app_number] => 8/896411 [patent_app_country] => US [patent_app_date] => 1997-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5131 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/192/06192480.pdf [firstpage_image] =>[orig_patent_app_number] => 896411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3797228 [patent_doc_number] => 05819096 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'PCI to ISA interrupt protocol converter and selection mechanism' [patent_app_type] => 1 [patent_app_number] => 8/893447 [patent_app_country] => US [patent_app_date] => 1997-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4679 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/819/05819096.pdf [firstpage_image] =>[orig_patent_app_number] => 893447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4029899 [patent_doc_number] => 05907686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-25 [patent_title] => 'Display control system having a PCMCIA interface' [patent_app_type] => 1 [patent_app_number] => 8/890347 [patent_app_country] => US [patent_app_date] => 1997-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 8166 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/907/05907686.pdf [firstpage_image] =>[orig_patent_app_number] => 890347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4225590 [patent_doc_number] => 06029216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Auto-termination method and apparatus for use with either active high or active low terminators' [patent_app_type] => 1 [patent_app_number] => 8/884233 [patent_app_country] => US [patent_app_date] => 1997-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4938 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/029/06029216.pdf [firstpage_image] =>[orig_patent_app_number] => 884233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3986000 [patent_doc_number] => 05919253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Hot-switchable SCSI controller having output drivers with quick turn-on' [patent_app_type] => 1 [patent_app_number] => 8/882198 [patent_app_country] => US [patent_app_date] => 1997-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 6797 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/919/05919253.pdf [firstpage_image] =>[orig_patent_app_number] => 882198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3961055 [patent_doc_number] => 05974475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Method for flexible multiple access on a serial bus by a plurality of boards' [patent_app_type] => 1 [patent_app_number] => 8/881757 [patent_app_country] => US [patent_app_date] => 1997-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1735 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 421 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/974/05974475.pdf [firstpage_image] =>[orig_patent_app_number] => 881757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4067953 [patent_doc_number] => 05933611 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Dynamic scheduler for time multiplexed serial bus' [patent_app_type] => 1 [patent_app_number] => 8/881031 [patent_app_country] => US [patent_app_date] => 1997-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 11819 [patent_no_of_claims] => 61 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933611.pdf [firstpage_image] =>[orig_patent_app_number] => 881031 [rel_patent_id] =>[rel_patent_doc_number] =>)