David B. Hardy

Array ( [id] => 4209847 [patent_doc_number] => 06078075 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Semiconductor device with a programmable element having a P-type substrate and floating gate with a thin gate dielectric' [patent_app_type] => 1 [patent_app_number] => 9/028430 [patent_app_country] => US [patent_app_date] => 1998-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2239 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078075.pdf [firstpage_image] =>[orig_patent_app_number] => 028430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3940380 [patent_doc_number] => 05929495 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Semiconductor processing method of forming a static random access memory cell and static random access memory cell' [patent_app_type] => 1 [patent_app_number] => 9/028300 [patent_app_country] => US [patent_app_date] => 1998-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 18 [patent_no_of_words] => 5026 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/929/05929495.pdf [firstpage_image] =>[orig_patent_app_number] => 028300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4227838 [patent_doc_number] => 06011305 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'Semiconductor device having metal alloy for electrodes' [patent_app_type] => 1 [patent_app_number] => 9/027953 [patent_app_country] => US [patent_app_date] => 1998-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 3204 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/011/06011305.pdf [firstpage_image] =>[orig_patent_app_number] => 027953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3980614 [patent_doc_number] => 05917222 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Intergrated circuit combining high frequency bipolar and high power CMOS transistors' [patent_app_type] => 1 [patent_app_number] => 9/027160 [patent_app_country] => US [patent_app_date] => 1998-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 5789 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/917/05917222.pdf [firstpage_image] =>[orig_patent_app_number] => 027160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009428 [patent_doc_number] => 06005269 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'DRAM cell with a double-crown shaped capacitor' [patent_app_type] => 1 [patent_app_number] => 9/025970 [patent_app_country] => US [patent_app_date] => 1998-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 1918 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/005/06005269.pdf [firstpage_image] =>[orig_patent_app_number] => 025970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4089391 [patent_doc_number] => 06163044 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Method and circuit for lowering standby current in an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 9/027111 [patent_app_country] => US [patent_app_date] => 1998-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3702 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163044.pdf [firstpage_image] =>[orig_patent_app_number] => 027111 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4137099 [patent_doc_number] => 06034409 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Isolation trench having plural profile angles' [patent_app_type] => 1 [patent_app_number] => 9/024312 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 24 [patent_no_of_words] => 5991 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034409.pdf [firstpage_image] =>[orig_patent_app_number] => 024312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4027136 [patent_doc_number] => 05925921 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Geometrical layout technique for a circular capacitor within an array of matched capacitors on a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/023882 [patent_app_country] => US [patent_app_date] => 1998-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 11 [patent_no_of_words] => 2460 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/925/05925921.pdf [firstpage_image] =>[orig_patent_app_number] => 023882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4244197 [patent_doc_number] => 06081032 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Dual damascene multi-level metallization and interconnection structure' [patent_app_type] => 1 [patent_app_number] => 9/023260 [patent_app_country] => US [patent_app_date] => 1998-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 2855 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/081/06081032.pdf [firstpage_image] =>[orig_patent_app_number] => 023260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3929449 [patent_doc_number] => 05945718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Self-aligned metal-oxide-compound semiconductor device and method of fabrication' [patent_app_type] => 1 [patent_app_number] => 9/022593 [patent_app_country] => US [patent_app_date] => 1998-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2609 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/945/05945718.pdf [firstpage_image] =>[orig_patent_app_number] => 022593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070599 [patent_doc_number] => 06008526 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Device isolation layer for a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/022149 [patent_app_country] => US [patent_app_date] => 1998-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 3685 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/008/06008526.pdf [firstpage_image] =>[orig_patent_app_number] => 022149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4075854 [patent_doc_number] => 06069382 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-30 [patent_title] => 'Non-volatile memory cell having a high coupling ratio' [patent_app_type] => 1 [patent_app_number] => 9/022222 [patent_app_country] => US [patent_app_date] => 1998-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5002 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/069/06069382.pdf [firstpage_image] =>[orig_patent_app_number] => 022222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4239272 [patent_doc_number] => 06118163 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Transistor with integrated poly/metal gate electrode' [patent_app_type] => 1 [patent_app_number] => 9/017720 [patent_app_country] => US [patent_app_date] => 1998-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4107 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/118/06118163.pdf [firstpage_image] =>[orig_patent_app_number] => 017720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4183793 [patent_doc_number] => 06037617 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-14 [patent_title] => 'SOI IGFETs having raised integration level' [patent_app_type] => 1 [patent_app_number] => 9/018052 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 23 [patent_no_of_words] => 13085 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/037/06037617.pdf [firstpage_image] =>[orig_patent_app_number] => 018052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4021938 [patent_doc_number] => 05907161 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-25 [patent_title] => 'Semiconductor device including doped spontaneously formed superlattice layer' [patent_app_type] => 1 [patent_app_number] => 9/017422 [patent_app_country] => US [patent_app_date] => 1998-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 31 [patent_no_of_words] => 9543 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/907/05907161.pdf [firstpage_image] =>[orig_patent_app_number] => 017422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3954856 [patent_doc_number] => 05955785 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'Copper-containing plug for connection of semiconductor surface with overlying conductor' [patent_app_type] => 1 [patent_app_number] => 9/013762 [patent_app_country] => US [patent_app_date] => 1998-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 3374 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/955/05955785.pdf [firstpage_image] =>[orig_patent_app_number] => 013762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3980391 [patent_doc_number] => 05905281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Draw cell with a fork-shaped capacitor' [patent_app_type] => 1 [patent_app_number] => 9/013690 [patent_app_country] => US [patent_app_date] => 1998-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 1969 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/905/05905281.pdf [firstpage_image] =>[orig_patent_app_number] => 013690 [rel_patent_id] =>[rel_patent_doc_number] =>)