David B. Hardy

Array ( [id] => 4009921 [patent_doc_number] => 05859448 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Alternative silicon chip geometries for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/921856 [patent_app_country] => US [patent_app_date] => 1997-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 6556 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859448.pdf [firstpage_image] =>[orig_patent_app_number] => 921856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812003 [patent_doc_number] => 05854496 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-29 [patent_title] => 'Hydrogen-terminated diamond misfet and its manufacturing method' [patent_app_type] => 1 [patent_app_number] => 8/919792 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 23 [patent_no_of_words] => 5237 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/854/05854496.pdf [firstpage_image] =>[orig_patent_app_number] => 919792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3987490 [patent_doc_number] => 05861648 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Capacitor unit of a booster circuit whose low-voltage operating point margin can be expanded while an increase in area occupied thereby is suppressed' [patent_app_type] => 1 [patent_app_number] => 8/917748 [patent_app_country] => US [patent_app_date] => 1997-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3971 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/861/05861648.pdf [firstpage_image] =>[orig_patent_app_number] => 917748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4041920 [patent_doc_number] => 05856701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-05 [patent_title] => 'Dielectrically isolated power semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/921726 [patent_app_country] => US [patent_app_date] => 1997-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2130 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/856/05856701.pdf [firstpage_image] =>[orig_patent_app_number] => 921726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4003111 [patent_doc_number] => 05923091 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Bonded semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 8/917342 [patent_app_country] => US [patent_app_date] => 1997-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 2977 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923091.pdf [firstpage_image] =>[orig_patent_app_number] => 917342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3964525 [patent_doc_number] => 05900660 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory calls' [patent_app_type] => 1 [patent_app_number] => 8/916863 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2195 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/900/05900660.pdf [firstpage_image] =>[orig_patent_app_number] => 916863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4002673 [patent_doc_number] => 05923060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Reduced area gate array cell design based on shifted placement of alternate rows of cells' [patent_app_type] => 1 [patent_app_number] => 8/917006 [patent_app_country] => US [patent_app_date] => 1997-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3147 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923060.pdf [firstpage_image] =>[orig_patent_app_number] => 917006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4123486 [patent_doc_number] => 06072218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Low capacitance input/output integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/912942 [patent_app_country] => US [patent_app_date] => 1997-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 6474 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/072/06072218.pdf [firstpage_image] =>[orig_patent_app_number] => 912942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812726 [patent_doc_number] => 05831334 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Field effect transistors comprising electrically conductive plugs having monocrystalline and polycrystalline silicon' [patent_app_type] => 1 [patent_app_number] => 8/912899 [patent_app_country] => US [patent_app_date] => 1997-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2560 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831334.pdf [firstpage_image] =>[orig_patent_app_number] => 912899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4031755 [patent_doc_number] => 05903044 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Hermetic chip and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 8/910613 [patent_app_country] => US [patent_app_date] => 1997-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5010 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903044.pdf [firstpage_image] =>[orig_patent_app_number] => 910613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4145379 [patent_doc_number] => 06060760 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Optimal resistor network layout' [patent_app_type] => 1 [patent_app_number] => 8/910269 [patent_app_country] => US [patent_app_date] => 1997-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1892 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060760.pdf [firstpage_image] =>[orig_patent_app_number] => 910269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4224570 [patent_doc_number] => 06040600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Trenched high breakdown voltage semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/909411 [patent_app_country] => US [patent_app_date] => 1997-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 46 [patent_figures_cnt] => 66 [patent_no_of_words] => 15952 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/040/06040600.pdf [firstpage_image] =>[orig_patent_app_number] => 909411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4013396 [patent_doc_number] => 05889308 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Semiconductor device having an electrostatic discharging protection circuit using a non-ohmic material' [patent_app_type] => 1 [patent_app_number] => 8/907854 [patent_app_country] => US [patent_app_date] => 1997-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3150 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889308.pdf [firstpage_image] =>[orig_patent_app_number] => 907854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4030592 [patent_doc_number] => 05883409 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'EEPROM with split gate source side injection' [patent_app_type] => 1 [patent_app_number] => 8/908744 [patent_app_country] => US [patent_app_date] => 1997-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 39 [patent_no_of_words] => 14147 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883409.pdf [firstpage_image] =>[orig_patent_app_number] => 908744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3799582 [patent_doc_number] => 05780909 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Semiconductor memory device with a two-layer top gate' [patent_app_type] => 1 [patent_app_number] => 8/905334 [patent_app_country] => US [patent_app_date] => 1997-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 29 [patent_no_of_words] => 21350 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/780/05780909.pdf [firstpage_image] =>[orig_patent_app_number] => 905334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4027087 [patent_doc_number] => 05925918 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Gate stack with improved sidewall integrity' [patent_app_type] => 1 [patent_app_number] => 8/902808 [patent_app_country] => US [patent_app_date] => 1997-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 2657 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/925/05925918.pdf [firstpage_image] =>[orig_patent_app_number] => 902808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3989897 [patent_doc_number] => 05959341 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Thermoelectric semiconductor having a sintered semiconductor layer and fabrication process thereof' [patent_app_type] => 1 [patent_app_number] => 8/901791 [patent_app_country] => US [patent_app_date] => 1997-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 6046 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/959/05959341.pdf [firstpage_image] =>[orig_patent_app_number] => 901791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4132465 [patent_doc_number] => 06127710 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'CMOS structure having a gate without spacers' [patent_app_type] => 1 [patent_app_number] => 8/900811 [patent_app_country] => US [patent_app_date] => 1997-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 3271 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127710.pdf [firstpage_image] =>[orig_patent_app_number] => 900811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3972446 [patent_doc_number] => 05886384 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Semiconductor component with linear current to voltage characteristics' [patent_app_type] => 1 [patent_app_number] => 8/900110 [patent_app_country] => US [patent_app_date] => 1997-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2179 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/886/05886384.pdf [firstpage_image] =>[orig_patent_app_number] => 900110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3987955 [patent_doc_number] => 05861679 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Pattern and method for measuring alignment error' [patent_app_type] => 1 [patent_app_number] => 8/899863 [patent_app_country] => US [patent_app_date] => 1997-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4451 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/861/05861679.pdf [firstpage_image] =>[orig_patent_app_number] => 899863 [rel_patent_id] =>[rel_patent_doc_number] =>)