David B. Hardy

Array ( [id] => 4038034 [patent_doc_number] => 05994746 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Memory cell configuration and method for its fabrication' [patent_app_type] => 1 [patent_app_number] => 9/232083 [patent_app_country] => US [patent_app_date] => 1999-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6332 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/994/05994746.pdf [firstpage_image] =>[orig_patent_app_number] => 232083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139908 [patent_doc_number] => 06121671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Semiconductor device having a substrate, an undoped silicon oxide structure, and an overlying doped silicon oxide structure with a side wall terminating at the undoped silicon oxide structure' [patent_app_type] => 1 [patent_app_number] => 9/231346 [patent_app_country] => US [patent_app_date] => 1999-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4564 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/121/06121671.pdf [firstpage_image] =>[orig_patent_app_number] => 231346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4132439 [patent_doc_number] => 06127708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Semiconductor device having an intervening region between channel stopper and diffusion region' [patent_app_type] => 1 [patent_app_number] => 9/228681 [patent_app_country] => US [patent_app_date] => 1999-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 73 [patent_no_of_words] => 5595 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127708.pdf [firstpage_image] =>[orig_patent_app_number] => 228681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4137472 [patent_doc_number] => 06147376 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'DRAM cell arrangement and method for its production' [patent_app_type] => 1 [patent_app_number] => 9/228611 [patent_app_country] => US [patent_app_date] => 1999-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2946 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147376.pdf [firstpage_image] =>[orig_patent_app_number] => 228611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189562 [patent_doc_number] => 06150707 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Metal-to-metal capacitor having thin insulator' [patent_app_type] => 1 [patent_app_number] => 9/226243 [patent_app_country] => US [patent_app_date] => 1999-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1174 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150707.pdf [firstpage_image] =>[orig_patent_app_number] => 226243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4089736 [patent_doc_number] => 06163067 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Semiconductor apparatus having wiring groove and contact hole in self-alignment manner' [patent_app_type] => 1 [patent_app_number] => 9/224173 [patent_app_country] => US [patent_app_date] => 1998-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 51 [patent_no_of_words] => 11388 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163067.pdf [firstpage_image] =>[orig_patent_app_number] => 224173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4094916 [patent_doc_number] => 06133621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Integrated shielded electric connection' [patent_app_type] => 1 [patent_app_number] => 9/222643 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 1691 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133621.pdf [firstpage_image] =>[orig_patent_app_number] => 222643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189741 [patent_doc_number] => 06150720 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Semiconductor device having manufacturing wiring structure with buried plugs' [patent_app_type] => 1 [patent_app_number] => 9/223534 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3618 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150720.pdf [firstpage_image] =>[orig_patent_app_number] => 223534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4101362 [patent_doc_number] => 06097048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Dynamic random access memory cell suitable for integration with semiconductor logic devices' [patent_app_type] => 1 [patent_app_number] => 9/218303 [patent_app_country] => US [patent_app_date] => 1998-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1957 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/097/06097048.pdf [firstpage_image] =>[orig_patent_app_number] => 218303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4137408 [patent_doc_number] => 06147371 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Bipolar transistor and manufacturing method for same' [patent_app_type] => 1 [patent_app_number] => 9/217061 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 20 [patent_no_of_words] => 6780 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147371.pdf [firstpage_image] =>[orig_patent_app_number] => 217061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4239382 [patent_doc_number] => 06118171 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Semiconductor device having a pedestal structure and method of making' [patent_app_type] => 1 [patent_app_number] => 9/217121 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5687 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/118/06118171.pdf [firstpage_image] =>[orig_patent_app_number] => 217121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4243820 [patent_doc_number] => 06166408 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Hexagonally symmetric integrated circuit cell' [patent_app_type] => 1 [patent_app_number] => 9/216251 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4694 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/166/06166408.pdf [firstpage_image] =>[orig_patent_app_number] => 216251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4187549 [patent_doc_number] => 06020647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Composite metallization structures for improved post bonding reliability' [patent_app_type] => 1 [patent_app_number] => 9/215902 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4655 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/020/06020647.pdf [firstpage_image] =>[orig_patent_app_number] => 215902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4360875 [patent_doc_number] => 06201263 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/213421 [patent_app_country] => US [patent_app_date] => 1998-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2897 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 289 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/201/06201263.pdf [firstpage_image] =>[orig_patent_app_number] => 213421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3953471 [patent_doc_number] => 05998873 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Low contact resistance and low junction leakage metal interconnect contact structure' [patent_app_type] => 1 [patent_app_number] => 9/213021 [patent_app_country] => US [patent_app_date] => 1998-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3361 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/998/05998873.pdf [firstpage_image] =>[orig_patent_app_number] => 213021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411884 [patent_doc_number] => 06172411 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Self-aligned contact structures using high selectivity etching' [patent_app_type] => 1 [patent_app_number] => 9/208921 [patent_app_country] => US [patent_app_date] => 1998-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2405 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172411.pdf [firstpage_image] =>[orig_patent_app_number] => 208921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3918075 [patent_doc_number] => 06002152 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'EEPROM with split gate source side injection with sidewall spacers' [patent_app_type] => 1 [patent_app_number] => 9/207956 [patent_app_country] => US [patent_app_date] => 1998-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 39 [patent_no_of_words] => 14251 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/002/06002152.pdf [firstpage_image] =>[orig_patent_app_number] => 207956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944457 [patent_doc_number] => 05973380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Semiconductor junction antifuse circuit' [patent_app_type] => 1 [patent_app_number] => 9/206775 [patent_app_country] => US [patent_app_date] => 1998-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3660 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973380.pdf [firstpage_image] =>[orig_patent_app_number] => 206775 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009650 [patent_doc_number] => 06005285 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Argon doped epitaxial layers for inhibiting punchthrough within a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/205321 [patent_app_country] => US [patent_app_date] => 1998-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 5639 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/005/06005285.pdf [firstpage_image] =>[orig_patent_app_number] => 205321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4145687 [patent_doc_number] => 06060782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Semiconductor device with improved mounting on tape-shaped insulating substrate' [patent_app_type] => 1 [patent_app_number] => 9/205182 [patent_app_country] => US [patent_app_date] => 1998-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 37 [patent_no_of_words] => 12219 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060782.pdf [firstpage_image] =>[orig_patent_app_number] => 205182 [rel_patent_id] =>[rel_patent_doc_number] =>)