David B. Hardy

Array ( [id] => 4163348 [patent_doc_number] => 06114748 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'AC plasma display panel provided with glaze layer having conductive member' [patent_app_type] => 1 [patent_app_number] => 9/100944 [patent_app_country] => US [patent_app_date] => 1998-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5244 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114748.pdf [firstpage_image] =>[orig_patent_app_number] => 100944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4184962 [patent_doc_number] => RE036837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Structure of contact between wiring layers in semiconductor integrated circuit device' [patent_app_type] => 2 [patent_app_number] => 9/100009 [patent_app_country] => US [patent_app_date] => 1998-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 40 [patent_no_of_words] => 5900 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/036/RE036837.pdf [firstpage_image] =>[orig_patent_app_number] => 100009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4055986 [patent_doc_number] => 05969387 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-19 [patent_title] => 'Lateral thin-film SOI devices with graded top oxide and graded drift region' [patent_app_type] => 1 [patent_app_number] => 9/100832 [patent_app_country] => US [patent_app_date] => 1998-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2699 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/969/05969387.pdf [firstpage_image] =>[orig_patent_app_number] => 100832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4212579 [patent_doc_number] => 06028355 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Method and apparatus for dissipating heat from an enclosed printed wiring board' [patent_app_type] => 1 [patent_app_number] => 9/097971 [patent_app_country] => US [patent_app_date] => 1998-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2262 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028355.pdf [firstpage_image] =>[orig_patent_app_number] => 097971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3926998 [patent_doc_number] => 05914525 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/094911 [patent_app_country] => US [patent_app_date] => 1998-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2438 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/914/05914525.pdf [firstpage_image] =>[orig_patent_app_number] => 094911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422524 [patent_doc_number] => 06194758 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Semiconductor device comprising capacitor and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/095612 [patent_app_country] => US [patent_app_date] => 1998-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 63 [patent_figures_cnt] => 124 [patent_no_of_words] => 27426 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/194/06194758.pdf [firstpage_image] =>[orig_patent_app_number] => 095612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4123472 [patent_doc_number] => 06072217 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Tunable threshold SOI device using isolated well structure for back gate' [patent_app_type] => 1 [patent_app_number] => 9/095551 [patent_app_country] => US [patent_app_date] => 1998-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4884 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 294 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/072/06072217.pdf [firstpage_image] =>[orig_patent_app_number] => 095551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222642 [patent_doc_number] => 06087692 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'DRAM cell configuration and method for its fabrication' [patent_app_type] => 1 [patent_app_number] => 9/093572 [patent_app_country] => US [patent_app_date] => 1998-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 8169 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087692.pdf [firstpage_image] =>[orig_patent_app_number] => 093572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4239245 [patent_doc_number] => 06118160 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Structure of a mask ROM device on a semiconductor substrate having a cell area for coding' [patent_app_type] => 1 [patent_app_number] => 9/088457 [patent_app_country] => US [patent_app_date] => 1998-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2238 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/118/06118160.pdf [firstpage_image] =>[orig_patent_app_number] => 088457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4056607 [patent_doc_number] => 05969428 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-19 [patent_title] => 'Alignment mark, manufacturing method thereof, exposing method using the alignment mark, semiconductor device manufactured using the exposing method' [patent_app_type] => 1 [patent_app_number] => 9/086609 [patent_app_country] => US [patent_app_date] => 1998-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 44 [patent_no_of_words] => 19633 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/969/05969428.pdf [firstpage_image] =>[orig_patent_app_number] => 086609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4026852 [patent_doc_number] => 05925902 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Semiconductor device having a schottky film with a vertical gap formed therein' [patent_app_type] => 1 [patent_app_number] => 9/086723 [patent_app_country] => US [patent_app_date] => 1998-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 4672 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/925/05925902.pdf [firstpage_image] =>[orig_patent_app_number] => 086723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4180249 [patent_doc_number] => 06084306 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Bridging method of interconnects for integrated circuit packages' [patent_app_type] => 1 [patent_app_number] => 9/087440 [patent_app_country] => US [patent_app_date] => 1998-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3813 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084306.pdf [firstpage_image] =>[orig_patent_app_number] => 087440 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189200 [patent_doc_number] => 06150682 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Photoelectric conversion device and image sensor' [patent_app_type] => 1 [patent_app_number] => 9/085083 [patent_app_country] => US [patent_app_date] => 1998-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3020 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150682.pdf [firstpage_image] =>[orig_patent_app_number] => 085083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4423568 [patent_doc_number] => 06177699 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'DRAM cell having a verticle transistor and a capacitor formed on the sidewalls of a trench isolation' [patent_app_type] => 1 [patent_app_number] => 9/083373 [patent_app_country] => US [patent_app_date] => 1998-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 35 [patent_no_of_words] => 10276 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/177/06177699.pdf [firstpage_image] =>[orig_patent_app_number] => 083373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4136726 [patent_doc_number] => 06034384 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Semiconductor memory device having memory cells similarly layouted and peripheral circuits symmetrically layouted in memory cell arrays' [patent_app_type] => 1 [patent_app_number] => 9/081653 [patent_app_country] => US [patent_app_date] => 1998-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 5567 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034384.pdf [firstpage_image] =>[orig_patent_app_number] => 081653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944445 [patent_doc_number] => 05973379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Ferroelectric semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/080480 [patent_app_country] => US [patent_app_date] => 1998-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2470 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973379.pdf [firstpage_image] =>[orig_patent_app_number] => 080480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3926814 [patent_doc_number] => 05914513 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Electronically tunable capacitor' [patent_app_type] => 1 [patent_app_number] => 9/081389 [patent_app_country] => US [patent_app_date] => 1998-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4650 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/914/05914513.pdf [firstpage_image] =>[orig_patent_app_number] => 081389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4224488 [patent_doc_number] => 06040595 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Structure of a non-destructive readout dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 9/080131 [patent_app_country] => US [patent_app_date] => 1998-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3444 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/040/06040595.pdf [firstpage_image] =>[orig_patent_app_number] => 080131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4362749 [patent_doc_number] => 06175147 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Device isolation for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/079212 [patent_app_country] => US [patent_app_date] => 1998-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 3063 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/175/06175147.pdf [firstpage_image] =>[orig_patent_app_number] => 079212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4057376 [patent_doc_number] => 05932916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Electrostatic discharge protection circuit' [patent_app_type] => 1 [patent_app_number] => 9/078134 [patent_app_country] => US [patent_app_date] => 1998-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2758 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/932/05932916.pdf [firstpage_image] =>[orig_patent_app_number] => 078134 [rel_patent_id] =>[rel_patent_doc_number] =>)