David B. Hardy

Array ( [id] => 4222260 [patent_doc_number] => 06111288 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Quantum tunneling effect device and semiconductor composite substrate' [patent_app_type] => 1 [patent_app_number] => 9/042610 [patent_app_country] => US [patent_app_date] => 1998-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 118 [patent_no_of_words] => 27533 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111288.pdf [firstpage_image] =>[orig_patent_app_number] => 042610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4159217 [patent_doc_number] => 06124635 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-26 [patent_title] => 'Functionally gradient integrated metal-ceramic member and semiconductor circuit substrate application thereof' [patent_app_type] => 1 [patent_app_number] => 9/042650 [patent_app_country] => US [patent_app_date] => 1998-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6489 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/124/06124635.pdf [firstpage_image] =>[orig_patent_app_number] => 042650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4160842 [patent_doc_number] => 06107638 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Silicon nitride circuit substrate and semiconductor device containing same' [patent_app_type] => 1 [patent_app_number] => 9/042453 [patent_app_country] => US [patent_app_date] => 1998-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 17357 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/107/06107638.pdf [firstpage_image] =>[orig_patent_app_number] => 042453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4243813 [patent_doc_number] => 06091102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'High-density nonvolatile memory cell' [patent_app_type] => 1 [patent_app_number] => 9/041810 [patent_app_country] => US [patent_app_date] => 1998-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 9220 [patent_no_of_claims] => 81 [patent_no_of_ind_claims] => 33 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/091/06091102.pdf [firstpage_image] =>[orig_patent_app_number] => 041810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4194719 [patent_doc_number] => 06153896 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Semiconductor device and control method thereof' [patent_app_type] => 1 [patent_app_number] => 9/041792 [patent_app_country] => US [patent_app_date] => 1998-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 70 [patent_no_of_words] => 16422 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153896.pdf [firstpage_image] =>[orig_patent_app_number] => 041792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070613 [patent_doc_number] => 06008527 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Diode device' [patent_app_type] => 1 [patent_app_number] => 9/042026 [patent_app_country] => US [patent_app_date] => 1998-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1728 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/008/06008527.pdf [firstpage_image] =>[orig_patent_app_number] => 042026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4163294 [patent_doc_number] => 06114744 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Semiconductor integration device and fabrication method of the same' [patent_app_type] => 1 [patent_app_number] => 9/038885 [patent_app_country] => US [patent_app_date] => 1998-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 31 [patent_no_of_words] => 7084 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 279 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114744.pdf [firstpage_image] =>[orig_patent_app_number] => 038885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4056270 [patent_doc_number] => 05969406 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-19 [patent_title] => 'High linearity capacitor using a damascene tungsten stud as the bottom electrode' [patent_app_type] => 1 [patent_app_number] => 9/038202 [patent_app_country] => US [patent_app_date] => 1998-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1906 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/969/05969406.pdf [firstpage_image] =>[orig_patent_app_number] => 038202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4147748 [patent_doc_number] => 06031258 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-29 [patent_title] => 'High DC current stagger power/ground pad' [patent_app_type] => 1 [patent_app_number] => 9/036351 [patent_app_country] => US [patent_app_date] => 1998-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4150 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/031/06031258.pdf [firstpage_image] =>[orig_patent_app_number] => 036351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4137230 [patent_doc_number] => 06034418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Semiconductor device having improved insulation film and manufacturing method thereof' [patent_app_type] => 1 [patent_app_number] => 9/034997 [patent_app_country] => US [patent_app_date] => 1998-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 2688 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034418.pdf [firstpage_image] =>[orig_patent_app_number] => 034997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4186807 [patent_doc_number] => 06020597 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Repairable multichip module' [patent_app_type] => 1 [patent_app_number] => 9/034699 [patent_app_country] => US [patent_app_date] => 1998-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 2319 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/020/06020597.pdf [firstpage_image] =>[orig_patent_app_number] => 034699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4148235 [patent_doc_number] => 06031289 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-29 [patent_title] => 'Integrated circuit which uses a recessed local conductor for producing staggered interconnect lines' [patent_app_type] => 1 [patent_app_number] => 9/034589 [patent_app_country] => US [patent_app_date] => 1998-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 28 [patent_no_of_words] => 4710 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/031/06031289.pdf [firstpage_image] =>[orig_patent_app_number] => 034589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4210306 [patent_doc_number] => 06078102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Semiconductor die package for mounting in horizontal and upright configurations' [patent_app_type] => 1 [patent_app_number] => 9/033480 [patent_app_country] => US [patent_app_date] => 1998-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 36 [patent_no_of_words] => 7131 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078102.pdf [firstpage_image] =>[orig_patent_app_number] => 033480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4224760 [patent_doc_number] => 06040614 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Semiconductor integrated circuit including a capacitor and a fuse element' [patent_app_type] => 1 [patent_app_number] => 9/033611 [patent_app_country] => US [patent_app_date] => 1998-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 6022 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/040/06040614.pdf [firstpage_image] =>[orig_patent_app_number] => 033611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4294434 [patent_doc_number] => 06187092 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Method and apparatus for controlling the thickness of a gate oxide in a semiconductor manufacturing process' [patent_app_type] => 1 [patent_app_number] => 9/033642 [patent_app_country] => US [patent_app_date] => 1998-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3008 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/187/06187092.pdf [firstpage_image] =>[orig_patent_app_number] => 033642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4239447 [patent_doc_number] => 06075291 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Structure for contact formation using a silicon-germanium alloy' [patent_app_type] => 1 [patent_app_number] => 9/031991 [patent_app_country] => US [patent_app_date] => 1998-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 5698 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/075/06075291.pdf [firstpage_image] =>[orig_patent_app_number] => 031991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4159049 [patent_doc_number] => 06124624 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-26 [patent_title] => 'Q inductor with multiple metallization levels' [patent_app_type] => 1 [patent_app_number] => 9/031594 [patent_app_country] => US [patent_app_date] => 1998-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3165 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/124/06124624.pdf [firstpage_image] =>[orig_patent_app_number] => 031594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4197777 [patent_doc_number] => 06043556 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'High-frequency input/output feedthrough and package for housing high-frequency semiconductor element using same' [patent_app_type] => 1 [patent_app_number] => 9/031402 [patent_app_country] => US [patent_app_date] => 1998-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 26 [patent_no_of_words] => 12237 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/043/06043556.pdf [firstpage_image] =>[orig_patent_app_number] => 031402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222367 [patent_doc_number] => 06111295 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Semiconductor device having channel stopper portions integrally formed as part of a well' [patent_app_type] => 1 [patent_app_number] => 9/030128 [patent_app_country] => US [patent_app_date] => 1998-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 43 [patent_no_of_words] => 8695 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111295.pdf [firstpage_image] =>[orig_patent_app_number] => 030128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189308 [patent_doc_number] => 06150690 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Structure of a capacitor section of a dynamic random-access memory' [patent_app_type] => 1 [patent_app_number] => 9/030072 [patent_app_country] => US [patent_app_date] => 1998-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 50 [patent_no_of_words] => 6771 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150690.pdf [firstpage_image] =>[orig_patent_app_number] => 030072 [rel_patent_id] =>[rel_patent_doc_number] =>)