
David B. Jones
Examiner (ID: 8210, Phone: (571)272-4518 , Office: P/3725 )
| Most Active Art Unit | 3725 |
| Art Unit(s) | 3201, 3725, 2899 |
| Total Applications | 4053 |
| Issued Applications | 3629 |
| Pending Applications | 85 |
| Abandoned Applications | 346 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6680947
[patent_doc_number] => 20030116811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-26
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/083561
[patent_app_country] => US
[patent_app_date] => 2002-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6367
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20030116811.pdf
[firstpage_image] =>[orig_patent_app_number] => 10083561
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/083561 | Semiconductor device and method for fabricating the same | Feb 26, 2002 | Issued |
Array
(
[id] => 885743
[patent_doc_number] => 07352024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-01
[patent_title] => 'Semiconductor storage device and semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 10/468722
[patent_app_country] => US
[patent_app_date] => 2002-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 33
[patent_no_of_words] => 22947
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/352/07352024.pdf
[firstpage_image] =>[orig_patent_app_number] => 10468722
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/468722 | Semiconductor storage device and semiconductor integrated circuit | Feb 20, 2002 | Issued |
Array
(
[id] => 1249103
[patent_doc_number] => 06674126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-06
[patent_title] => 'Semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 10/073671
[patent_app_country] => US
[patent_app_date] => 2002-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12040
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 403
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/674/06674126.pdf
[firstpage_image] =>[orig_patent_app_number] => 10073671
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/073671 | Semiconductor device | Feb 10, 2002 | Issued |
Array
(
[id] => 899787
[patent_doc_number] => 07338833
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-04
[patent_title] => 'Dual dielectric structure for suppressing lateral leakage current in high fill factor arrays'
[patent_app_type] => utility
[patent_app_number] => 10/067424
[patent_app_country] => US
[patent_app_date] => 2002-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2286
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/338/07338833.pdf
[firstpage_image] =>[orig_patent_app_number] => 10067424
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/067424 | Dual dielectric structure for suppressing lateral leakage current in high fill factor arrays | Feb 6, 2002 | Issued |
Array
(
[id] => 1189871
[patent_doc_number] => 06734501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-11
[patent_title] => 'Fully inverted type SOI-MOSFET capable of increasing the effective mutual conductance'
[patent_app_type] => B2
[patent_app_number] => 10/058221
[patent_app_country] => US
[patent_app_date] => 2002-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 5712
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/734/06734501.pdf
[firstpage_image] =>[orig_patent_app_number] => 10058221
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/058221 | Fully inverted type SOI-MOSFET capable of increasing the effective mutual conductance | Jan 28, 2002 | Issued |
Array
(
[id] => 1120843
[patent_doc_number] => 06798019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-28
[patent_title] => 'IGBT with channel resistors'
[patent_app_type] => B2
[patent_app_number] => 10/055211
[patent_app_country] => US
[patent_app_date] => 2002-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 4639
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/798/06798019.pdf
[firstpage_image] =>[orig_patent_app_number] => 10055211
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/055211 | IGBT with channel resistors | Jan 22, 2002 | Issued |
Array
(
[id] => 7625120
[patent_doc_number] => 06724050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-20
[patent_title] => 'ESD improvement by a vertical bipolar transistor with low breakdown voltage and high beta'
[patent_app_type] => B2
[patent_app_number] => 10/051639
[patent_app_country] => US
[patent_app_date] => 2002-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4750
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/724/06724050.pdf
[firstpage_image] =>[orig_patent_app_number] => 10051639
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/051639 | ESD improvement by a vertical bipolar transistor with low breakdown voltage and high beta | Jan 17, 2002 | Issued |
Array
(
[id] => 6444724
[patent_doc_number] => 20020149077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-17
[patent_title] => 'Semiconductor chip with internal ESD matching'
[patent_app_type] => new
[patent_app_number] => 10/056491
[patent_app_country] => US
[patent_app_date] => 2002-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1208
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20020149077.pdf
[firstpage_image] =>[orig_patent_app_number] => 10056491
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/056491 | Semiconductor chip with internal ESD matching | Jan 16, 2002 | Abandoned |
Array
(
[id] => 6300488
[patent_doc_number] => 20020093059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-18
[patent_title] => 'Protective circuit for a semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/042161
[patent_app_country] => US
[patent_app_date] => 2002-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6243
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20020093059.pdf
[firstpage_image] =>[orig_patent_app_number] => 10042161
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/042161 | Protective circuit for a semiconductor device | Jan 10, 2002 | Abandoned |
Array
(
[id] => 757890
[patent_doc_number] => 07019797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-28
[patent_title] => 'Array substrate for liquid crystal display device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/028667
[patent_app_country] => US
[patent_app_date] => 2001-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 3615
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/019/07019797.pdf
[firstpage_image] =>[orig_patent_app_number] => 10028667
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/028667 | Array substrate for liquid crystal display device and manufacturing method thereof | Dec 27, 2001 | Issued |
Array
(
[id] => 6571441
[patent_doc_number] => 20020084491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-04
[patent_title] => 'Multi-finger type electrostatic discharge protection circuit'
[patent_app_type] => new
[patent_app_number] => 10/028432
[patent_app_country] => US
[patent_app_date] => 2001-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2157
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20020084491.pdf
[firstpage_image] =>[orig_patent_app_number] => 10028432
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/028432 | Multi-finger type electrostatic discharge protection circuit | Dec 27, 2001 | Issued |
Array
(
[id] => 6531088
[patent_doc_number] => 20020109811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-15
[patent_title] => 'Array substrate for reflective and transflective liquid crystal display devices and manufacturing method for the same'
[patent_app_type] => new
[patent_app_number] => 10/028759
[patent_app_country] => US
[patent_app_date] => 2001-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7613
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20020109811.pdf
[firstpage_image] =>[orig_patent_app_number] => 10028759
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/028759 | Array substrate for reflective and transflective liquid crystal display devices and manufacturing method for the same | Dec 27, 2001 | Issued |
Array
(
[id] => 6758820
[patent_doc_number] => 20030122181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => 'Contactless nor-type memory array and its fabrication Methods'
[patent_app_type] => new
[patent_app_number] => 10/034652
[patent_app_country] => US
[patent_app_date] => 2001-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6005
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 632
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20030122181.pdf
[firstpage_image] =>[orig_patent_app_number] => 10034652
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/034652 | Contactless NOR-type memory array and its fabrication methods | Dec 26, 2001 | Issued |
Array
(
[id] => 6589033
[patent_doc_number] => 20020085167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-04
[patent_title] => 'Method of fabricating a liquid crystal display panel'
[patent_app_type] => new
[patent_app_number] => 10/026760
[patent_app_country] => US
[patent_app_date] => 2001-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20020085167.pdf
[firstpage_image] =>[orig_patent_app_number] => 10026760
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/026760 | Method of fabricating a liquid crystal display panel | Dec 26, 2001 | Issued |
Array
(
[id] => 660679
[patent_doc_number] => 07106390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-12
[patent_title] => 'Liquid crystal display and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/026961
[patent_app_country] => US
[patent_app_date] => 2001-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 29
[patent_no_of_words] => 6544
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/106/07106390.pdf
[firstpage_image] =>[orig_patent_app_number] => 10026961
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/026961 | Liquid crystal display and fabricating method thereof | Dec 26, 2001 | Issued |
Array
(
[id] => 1193853
[patent_doc_number] => 06731015
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-04
[patent_title] => 'Super low profile package with stacked dies'
[patent_app_type] => B2
[patent_app_number] => 10/026452
[patent_app_country] => US
[patent_app_date] => 2001-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 22
[patent_no_of_words] => 4126
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/731/06731015.pdf
[firstpage_image] =>[orig_patent_app_number] => 10026452
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/026452 | Super low profile package with stacked dies | Dec 26, 2001 | Issued |
Array
(
[id] => 1203460
[patent_doc_number] => 06720616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-13
[patent_title] => 'Trench MOS transistor'
[patent_app_type] => B2
[patent_app_number] => 10/027531
[patent_app_country] => US
[patent_app_date] => 2001-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 3388
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/720/06720616.pdf
[firstpage_image] =>[orig_patent_app_number] => 10027531
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/027531 | Trench MOS transistor | Dec 25, 2001 | Issued |
Array
(
[id] => 6588022
[patent_doc_number] => 20020085136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-04
[patent_title] => 'Array substrate for IPS mode liquid crystal display device'
[patent_app_type] => new
[patent_app_number] => 10/025862
[patent_app_country] => US
[patent_app_date] => 2001-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3702
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20020085136.pdf
[firstpage_image] =>[orig_patent_app_number] => 10025862
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/025862 | Array substrate for IPS mode liquid crystal display device | Dec 25, 2001 | Issued |
Array
(
[id] => 1238230
[patent_doc_number] => 06690439
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-10
[patent_title] => 'Manufacturing method of cholesteric liquid crystal color filter'
[patent_app_type] => B2
[patent_app_number] => 10/025766
[patent_app_country] => US
[patent_app_date] => 2001-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 2713
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/690/06690439.pdf
[firstpage_image] =>[orig_patent_app_number] => 10025766
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/025766 | Manufacturing method of cholesteric liquid crystal color filter | Dec 25, 2001 | Issued |
Array
(
[id] => 6107165
[patent_doc_number] => 20020171117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-21
[patent_title] => 'Integrated circuit device'
[patent_app_type] => new
[patent_app_number] => 10/028101
[patent_app_country] => US
[patent_app_date] => 2001-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1581
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20020171117.pdf
[firstpage_image] =>[orig_patent_app_number] => 10028101
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/028101 | Integrated circuit device | Dec 20, 2001 | Abandoned |