David B Springer
Examiner (ID: 6773)
Most Active Art Unit | 1201 |
Art Unit(s) | 1202, 2506, 1621, 1201, 1209, 2401, 1613, 1802 |
Total Applications | 2063 |
Issued Applications | 1774 |
Pending Applications | 26 |
Abandoned Applications | 263 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16849055
[patent_doc_number] => 20210149800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => SSD SYSTEM USING POWER-CYCLE BASED READ SCRUB
[patent_app_type] => utility
[patent_app_number] => 16/689693
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16689693
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/689693 | SSD SYSTEM USING POWER-CYCLE BASED READ SCRUB | Nov 19, 2019 | Abandoned |
Array
(
[id] => 15775177
[patent_doc_number] => 20200118606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => MEMORY CONTROLLER ARCHITECTURE WITH IMPROVED MEMORY SCHEDULING EFFICIENCY
[patent_app_type] => utility
[patent_app_number] => 16/684370
[patent_app_country] => US
[patent_app_date] => 2019-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16684370
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/684370 | MEMORY CONTROLLER ARCHITECTURE WITH IMPROVED MEMORY SCHEDULING EFFICIENCY | Nov 13, 2019 | Abandoned |
Array
(
[id] => 17151130
[patent_doc_number] => 11144207
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Accelerating memory compression of a physically scattered buffer
[patent_app_type] => utility
[patent_app_number] => 16/676851
[patent_app_country] => US
[patent_app_date] => 2019-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6144
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16676851
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/676851 | Accelerating memory compression of a physically scattered buffer | Nov 6, 2019 | Issued |
Array
(
[id] => 18218288
[patent_doc_number] => 11593226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => System and method for ensuring compliance of protection policy requirements using visual representation of backups
[patent_app_type] => utility
[patent_app_number] => 16/672303
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8950
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 301
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16672303
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/672303 | System and method for ensuring compliance of protection policy requirements using visual representation of backups | Oct 31, 2019 | Issued |
Array
(
[id] => 18637970
[patent_doc_number] => 11762569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Workload based relief valve activation for hybrid controller architectures
[patent_app_type] => utility
[patent_app_number] => 16/667702
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 15053
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667702 | Workload based relief valve activation for hybrid controller architectures | Oct 28, 2019 | Issued |
Array
(
[id] => 15561673
[patent_doc_number] => 20200065248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => INTEGRATED CIRCUIT AND ADDRESS MAPPING METHOD FOR CACHE MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/667054
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6947
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667054
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667054 | Integrated circuit and address mapping method for cache memory | Oct 28, 2019 | Issued |
Array
(
[id] => 17151330
[patent_doc_number] => 11144408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => System and method for improving asynchronous replication performance in dual controller storage systems
[patent_app_type] => utility
[patent_app_number] => 16/662335
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8318
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16662335
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/662335 | System and method for improving asynchronous replication performance in dual controller storage systems | Oct 23, 2019 | Issued |
Array
(
[id] => 17209553
[patent_doc_number] => 11169926
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-09
[patent_title] => Memory system and memory controller capable of minimizing latency required to complete an operation within a limited powr budget and operating method of memory controller
[patent_app_type] => utility
[patent_app_number] => 16/661444
[patent_app_country] => US
[patent_app_date] => 2019-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6546
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16661444
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/661444 | Memory system and memory controller capable of minimizing latency required to complete an operation within a limited powr budget and operating method of memory controller | Oct 22, 2019 | Issued |
Array
(
[id] => 15919233
[patent_doc_number] => 10656854
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-19
[patent_title] => Method and portable storage device with internal controller that can self-verify the device and self-convert the device from current mode to renewed mode without communicating with host
[patent_app_type] => utility
[patent_app_number] => 16/660770
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 16792
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 383
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16660770
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/660770 | Method and portable storage device with internal controller that can self-verify the device and self-convert the device from current mode to renewed mode without communicating with host | Oct 21, 2019 | Issued |
Array
(
[id] => 16077193
[patent_doc_number] => 20200192583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => SYSTEMS, METHODS, AND DEVICES FOR USER CONFIGURABLE WEAR LEVELING OF NON-VOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/655091
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7909
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655091
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655091 | Systems, methods, and devices for user configurable wear leveling of non-volatile memory | Oct 15, 2019 | Issued |
Array
(
[id] => 17317120
[patent_doc_number] => 20210406169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => SELF-ADAPTIVE WEAR LEVELING METHOD AND ALGORITHM
[patent_app_type] => utility
[patent_app_number] => 16/962726
[patent_app_country] => US
[patent_app_date] => 2019-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10520
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16962726
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/962726 | SELF-ADAPTIVE WEAR LEVELING METHOD AND ALGORITHM | Oct 8, 2019 | Abandoned |
Array
(
[id] => 15772751
[patent_doc_number] => 20200117393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => COMMAND BLOCK MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 16/579153
[patent_app_country] => US
[patent_app_date] => 2019-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16579153
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/579153 | Command block management | Sep 22, 2019 | Issued |
Array
(
[id] => 16393235
[patent_doc_number] => 20200334176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => PROCESSING SYSTEM FOR SCHEDULING AND ITS MEMORY ACCESS METHOD
[patent_app_type] => utility
[patent_app_number] => 16/558591
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12389
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558591
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558591 | PROCESSING SYSTEM FOR SCHEDULING AND ITS MEMORY ACCESS METHOD | Sep 2, 2019 | Abandoned |
Array
(
[id] => 15594069
[patent_doc_number] => 20200073569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => STORAGE CONTROL SYSTEM AND STORAGE CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 16/555323
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16555323
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/555323 | STORAGE CONTROL SYSTEM AND STORAGE CONTROL METHOD | Aug 28, 2019 | Abandoned |
Array
(
[id] => 17379958
[patent_doc_number] => 11237974
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Operation cache compression
[patent_app_type] => utility
[patent_app_number] => 16/552001
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4851
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16552001
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/552001 | Operation cache compression | Aug 26, 2019 | Issued |
Array
(
[id] => 16178891
[patent_doc_number] => 20200225859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => STORAGE DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/549437
[patent_app_country] => US
[patent_app_date] => 2019-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16847
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16549437
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/549437 | Storage device and operating method thereof | Aug 22, 2019 | Issued |
Array
(
[id] => 15997661
[patent_doc_number] => 20200174701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => DATA STORAGE DEVICE, OPERATING METHOD THEREOF, AND STORAGE SYSTEM HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/528000
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7318
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16528000
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/528000 | Data storage device capable of parallel writing, operating method thereof, and storage system having the same | Jul 30, 2019 | Issued |
Array
(
[id] => 16644138
[patent_doc_number] => 10921994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Managing storage array configuration
[patent_app_type] => utility
[patent_app_number] => 16/528286
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7736
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16528286
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/528286 | Managing storage array configuration | Jul 30, 2019 | Issued |
Array
(
[id] => 15685489
[patent_doc_number] => 20200097408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => DATA STORAGE DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/523301
[patent_app_country] => US
[patent_app_date] => 2019-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8543
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16523301
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/523301 | Data storage device and operating method thereof | Jul 25, 2019 | Issued |
Array
(
[id] => 15367151
[patent_doc_number] => 20200019340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => REDUCING MULTI-STREAM DATA WRITE COLLISION IN SOLID-STATE DATA STORAGE DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/507556
[patent_app_country] => US
[patent_app_date] => 2019-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3882
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16507556
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/507556 | Reducing multi-stream data write collision in solid-state data storage devices | Jul 9, 2019 | Issued |