| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 16834072
[patent_doc_number] => 11010324
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-18
[patent_title] => Improving efficiency of asynchronous input/output operations based on observed performance
[patent_app_type] => utility
[patent_app_number] => 16/680080
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5952
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680080
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680080 | Improving efficiency of asynchronous input/output operations based on observed performance | Nov 10, 2019 | Issued |
Array
(
[id] => 15593641
[patent_doc_number] => 20200073355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => CONTROL SYSTEM FOR CONTROLLING SAFETY-CRITICAL AND NON-SAFETY-CRITICAL PROCESSES WITH MASTER-MINION FUNCTIONALITY
[patent_app_type] => utility
[patent_app_number] => 16/677791
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5440
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677791
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677791 | Systems and methods for simultaneous control of safety-critical and non-safety-critical processes in automation systems using master-minion functionality | Nov 7, 2019 | Issued |
Array
(
[id] => 16758502
[patent_doc_number] => 10977051
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-13
[patent_title] => Dynamic base address register (BAR) reconfiguration using a peripheral component interconnect express (PCIe) extended configuration space
[patent_app_type] => utility
[patent_app_number] => 16/678501
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 10815
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678501
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678501 | Dynamic base address register (BAR) reconfiguration using a peripheral component interconnect express (PCIe) extended configuration space | Nov 7, 2019 | Issued |
Array
(
[id] => 16810119
[patent_doc_number] => 20210132674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => SYSTEM AND METHOD FOR SYSTEM LEVEL POWER RECOVERY SENSOR
[patent_app_type] => utility
[patent_app_number] => 16/671714
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671714 | System and method for monitoring a maximum load based on an aggregate load profile of a system | Oct 31, 2019 | Issued |
Array
(
[id] => 16810577
[patent_doc_number] => 20210133132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => ACCESSING SECONDARY STORAGE
[patent_app_type] => utility
[patent_app_number] => 16/671249
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6871
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671249
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671249 | Accessing secondary storage | Oct 31, 2019 | Issued |
Array
(
[id] => 16255615
[patent_doc_number] => 20200264989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => Embedded USB2 (eUSB2) Repeater Operation
[patent_app_type] => utility
[patent_app_number] => 16/661018
[patent_app_country] => US
[patent_app_date] => 2019-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16661018
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/661018 | Embedded USB2 (eUSB2) repeater operation | Oct 22, 2019 | Issued |
Array
(
[id] => 19327983
[patent_doc_number] => 12045671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Time-division multiplexing method and circuit for arbitrating concurrent access to a computer resource based on a processing slack associated with a critical program
[patent_app_type] => utility
[patent_app_number] => 17/289270
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5297
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17289270
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/289270 | Time-division multiplexing method and circuit for arbitrating concurrent access to a computer resource based on a processing slack associated with a critical program | Oct 21, 2019 | Issued |
Array
(
[id] => 16644396
[patent_doc_number] => 10922253
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-16
[patent_title] => Implementing interrupt remapping via input/output memory management unit faults
[patent_app_type] => utility
[patent_app_number] => 16/660337
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5075
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16660337
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/660337 | Implementing interrupt remapping via input/output memory management unit faults | Oct 21, 2019 | Issued |
Array
(
[id] => 15500741
[patent_doc_number] => 20200050559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => STORAGE DEVICE PERFORMING A SNOOPING OPERATION FOR FAST DATA TRANSMISSION AND A METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/658905
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16658905
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/658905 | Storage device or memory controller with first direct memory access engine configured to control writing first data into buffer memory and second direct memory access engine configured to control transmitting written first data to external host device | Oct 20, 2019 | Issued |
Array
(
[id] => 16446972
[patent_doc_number] => 10838901
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-17
[patent_title] => System and method for a reconfigurable controller bridge chip
[patent_app_type] => utility
[patent_app_number] => 16/657977
[patent_app_country] => US
[patent_app_date] => 2019-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 8396
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16657977
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/657977 | System and method for a reconfigurable controller bridge chip | Oct 17, 2019 | Issued |
Array
(
[id] => 15773217
[patent_doc_number] => 20200117626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => SPLIT DIRECT MEMORY ACCESS (DMA)
[patent_app_type] => utility
[patent_app_number] => 16/600881
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600881
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600881 | Split direct memory access (DMA) | Oct 13, 2019 | Issued |
Array
(
[id] => 16559187
[patent_doc_number] => 20210004336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => COMPUTER SYSTEM WITH PROGRAMMABLE SERIAL PRESENCE DETECTION DATA AND MEMORY MODULE CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 16/600706
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4036
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600706
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600706 | Computer system with programmable serial presence detection data and memory module control method | Oct 13, 2019 | Issued |
Array
(
[id] => 17542662
[patent_doc_number] => 11307783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Memory controller performing recovery operation using recovery code and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/595065
[patent_app_country] => US
[patent_app_date] => 2019-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 17638
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16595065
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/595065 | Memory controller performing recovery operation using recovery code and operating method thereof | Oct 6, 2019 | Issued |
Array
(
[id] => 17924376
[patent_doc_number] => 11467623
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-11
[patent_title] => Reception device
[patent_app_type] => utility
[patent_app_number] => 16/587917
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5493
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587917
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587917 | Reception device | Sep 29, 2019 | Issued |
Array
(
[id] => 16729474
[patent_doc_number] => 20210096621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => TECHNIQUES FOR REDUCING FIRMWARE ACTIVATION TIME
[patent_app_type] => utility
[patent_app_number] => 16/584261
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6476
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16584261
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/584261 | Systems and methods capable of bypassing non-volatile memory when storing firmware in execution memory | Sep 25, 2019 | Issued |
Array
(
[id] => 16721961
[patent_doc_number] => 20210089108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => BATTERY RUNTIME AND PERFORMANCE MANAGEMENT BASED UPON PRESENCE DETECTION
[patent_app_type] => utility
[patent_app_number] => 16/577975
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9881
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16577975
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/577975 | Battery runtime and performance management based upon presence detection | Sep 19, 2019 | Issued |
Array
(
[id] => 16714067
[patent_doc_number] => 20210081214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => ADJUSTING A PROCESSING STATE OF AN INFORMATION HANDLING SYSTEM FROM MULTI-SOCKET MODE TO MULTI-SINGLE SOCKET MODE
[patent_app_type] => utility
[patent_app_number] => 16/572705
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5153
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16572705
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/572705 | Adjusting a processing state of an information handling system from multi-socket mode to multi-single socket mode | Sep 16, 2019 | Issued |
Array
(
[id] => 16667279
[patent_doc_number] => 10936526
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-02
[patent_title] => Intelligent sensor suite(s) for portable personal containers
[patent_app_type] => utility
[patent_app_number] => 16/550178
[patent_app_country] => US
[patent_app_date] => 2019-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 3847
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16550178
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/550178 | Intelligent sensor suite(s) for portable personal containers | Aug 23, 2019 | Issued |
Array
(
[id] => 15458501
[patent_doc_number] => 20200042075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => DISTRIBUTED COMPUTING
[patent_app_type] => utility
[patent_app_number] => 16/542192
[patent_app_country] => US
[patent_app_date] => 2019-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542192
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542192 | Serially connected computing nodes in a distributed computing system | Aug 14, 2019 | Issued |
Array
(
[id] => 16737616
[patent_doc_number] => 10963268
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-30
[patent_title] => Interception of identifier indicative of client configurable hardware logic and configuration data
[patent_app_type] => utility
[patent_app_number] => 16/539884
[patent_app_country] => US
[patent_app_date] => 2019-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 20876
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16539884
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/539884 | Interception of identifier indicative of client configurable hardware logic and configuration data | Aug 12, 2019 | Issued |