| Application number | Title of the application | Filing Date | Status |
|---|
| 07/248275 | VERTICAL DRAM CELL AND METHOD | Sep 20, 1988 | Abandoned |
Array
(
[id] => 2632345
[patent_doc_number] => 04952529
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-08-28
[patent_title] => 'Method of coupling a terminal to a thick film circuit board'
[patent_app_type] => 1
[patent_app_number] => 7/245495
[patent_app_country] => US
[patent_app_date] => 1988-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 1369
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/952/04952529.pdf
[firstpage_image] =>[orig_patent_app_number] => 245495
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/245495 | Method of coupling a terminal to a thick film circuit board | Sep 18, 1988 | Issued |
Array
(
[id] => 2526694
[patent_doc_number] => 04888301
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-12-19
[patent_title] => 'Method for generating a sunken oxide'
[patent_app_type] => 1
[patent_app_number] => 7/245853
[patent_app_country] => US
[patent_app_date] => 1988-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 2023
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/888/04888301.pdf
[firstpage_image] =>[orig_patent_app_number] => 245853
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/245853 | Method for generating a sunken oxide | Sep 15, 1988 | Issued |
Array
(
[id] => 2617371
[patent_doc_number] => 04968635
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-06
[patent_title] => 'Method of forming emitter of a bipolar transistor in monocrystallized film'
[patent_app_type] => 1
[patent_app_number] => 7/245264
[patent_app_country] => US
[patent_app_date] => 1988-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 1623
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/968/04968635.pdf
[firstpage_image] =>[orig_patent_app_number] => 245264
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/245264 | Method of forming emitter of a bipolar transistor in monocrystallized film | Sep 15, 1988 | Issued |
Array
(
[id] => 2465457
[patent_doc_number] => 04845045
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-04
[patent_title] => 'Method of fabricating electrically-programmable element in a semiconductor integrated circuit using a doped plug to extend the depth of a doped region'
[patent_app_type] => 1
[patent_app_number] => 7/245115
[patent_app_country] => US
[patent_app_date] => 1988-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1152
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/845/04845045.pdf
[firstpage_image] =>[orig_patent_app_number] => 245115
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/245115 | Method of fabricating electrically-programmable element in a semiconductor integrated circuit using a doped plug to extend the depth of a doped region | Sep 14, 1988 | Issued |
| 07/244962 | METHOD OF MAKING AN ELECTRICALLY PROGRAMMABLE INTEGRATED CIRCUIT CONTAINING MELTABLE CONTACT BRIDGES | Sep 14, 1988 | Abandoned |
Array
(
[id] => 2492726
[patent_doc_number] => 04847213
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-11
[patent_title] => 'Process for providing isolation between CMOS devices'
[patent_app_type] => 1
[patent_app_number] => 7/242654
[patent_app_country] => US
[patent_app_date] => 1988-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3302
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/847/04847213.pdf
[firstpage_image] =>[orig_patent_app_number] => 242654
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/242654 | Process for providing isolation between CMOS devices | Sep 11, 1988 | Issued |
Array
(
[id] => 2590573
[patent_doc_number] => 04975096
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-04
[patent_title] => 'Long chain aliphatic hydrocarbyl amine additives having an oxyalkylene hydroxy connecting group'
[patent_app_type] => 1
[patent_app_number] => 7/242756
[patent_app_country] => US
[patent_app_date] => 1988-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9388
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/975/04975096.pdf
[firstpage_image] =>[orig_patent_app_number] => 242756
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/242756 | Long chain aliphatic hydrocarbyl amine additives having an oxyalkylene hydroxy connecting group | Sep 8, 1988 | Issued |
| 07/238251 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE | Aug 29, 1988 | Abandoned |
Array
(
[id] => 2641405
[patent_doc_number] => 04934033
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-19
[patent_title] => 'Method of manufacturing a solid electrolytic capacitor'
[patent_app_type] => 1
[patent_app_number] => 7/236422
[patent_app_country] => US
[patent_app_date] => 1988-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 6067
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/934/04934033.pdf
[firstpage_image] =>[orig_patent_app_number] => 236422
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/236422 | Method of manufacturing a solid electrolytic capacitor | Aug 24, 1988 | Issued |
Array
(
[id] => 2472893
[patent_doc_number] => 04886763
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-12-12
[patent_title] => 'Device isolation by etching trench in dielectric on substrate and epitaxially filling the trench'
[patent_app_type] => 1
[patent_app_number] => 7/233580
[patent_app_country] => US
[patent_app_date] => 1988-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 23
[patent_no_of_words] => 1914
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/886/04886763.pdf
[firstpage_image] =>[orig_patent_app_number] => 233580
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/233580 | Device isolation by etching trench in dielectric on substrate and epitaxially filling the trench | Aug 17, 1988 | Issued |
Array
(
[id] => 2475818
[patent_doc_number] => 04889828
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-12-26
[patent_title] => 'Process for the production of electrical isolation zones in a CMOS integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 7/249183
[patent_app_country] => US
[patent_app_date] => 1988-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4349
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/889/04889828.pdf
[firstpage_image] =>[orig_patent_app_number] => 249183
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/249183 | Process for the production of electrical isolation zones in a CMOS integrated circuit | Aug 15, 1988 | Issued |
Array
(
[id] => 2479375
[patent_doc_number] => 04882291
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-11-21
[patent_title] => 'Process for the production of electrical isolation zones in a CMOS integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 7/249189
[patent_app_country] => US
[patent_app_date] => 1988-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4025
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/882/04882291.pdf
[firstpage_image] =>[orig_patent_app_number] => 249189
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/249189 | Process for the production of electrical isolation zones in a CMOS integrated circuit | Aug 15, 1988 | Issued |
Array
(
[id] => 2557638
[patent_doc_number] => 04853344
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-08-01
[patent_title] => 'Method of integrated circuit isolation oxidizing walls of isolation slot, growing expitaxial layer over isolation slot, and oxidizing epitaxial layer over isolation slot'
[patent_app_type] => 1
[patent_app_number] => 7/231452
[patent_app_country] => US
[patent_app_date] => 1988-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 12
[patent_no_of_words] => 3676
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/853/04853344.pdf
[firstpage_image] =>[orig_patent_app_number] => 231452
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/231452 | Method of integrated circuit isolation oxidizing walls of isolation slot, growing expitaxial layer over isolation slot, and oxidizing epitaxial layer over isolation slot | Aug 11, 1988 | Issued |
Array
(
[id] => 2477973
[patent_doc_number] => 04876211
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-24
[patent_title] => 'Method for fabricating varactor diodes using ion implanation'
[patent_app_type] => 1
[patent_app_number] => 7/230093
[patent_app_country] => US
[patent_app_date] => 1988-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 10
[patent_no_of_words] => 2579
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/876/04876211.pdf
[firstpage_image] =>[orig_patent_app_number] => 230093
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/230093 | Method for fabricating varactor diodes using ion implanation | Aug 8, 1988 | Issued |
Array
(
[id] => 2465437
[patent_doc_number] => 04845044
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-04
[patent_title] => 'Producing a compound semiconductor device on an oxygen implanted silicon substrate'
[patent_app_type] => 1
[patent_app_number] => 7/239337
[patent_app_country] => US
[patent_app_date] => 1988-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2179
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/845/04845044.pdf
[firstpage_image] =>[orig_patent_app_number] => 239337
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/239337 | Producing a compound semiconductor device on an oxygen implanted silicon substrate | Jul 27, 1988 | Issued |
Array
(
[id] => 2516435
[patent_doc_number] => 04870027
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-26
[patent_title] => 'Sensitization pretreatment of Pb-salt epitaxial films for Schottky diodes by sulfur vapor exposure'
[patent_app_type] => 1
[patent_app_number] => 7/224958
[patent_app_country] => US
[patent_app_date] => 1988-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3741
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 408
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/870/04870027.pdf
[firstpage_image] =>[orig_patent_app_number] => 224958
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/224958 | Sensitization pretreatment of Pb-salt epitaxial films for Schottky diodes by sulfur vapor exposure | Jul 26, 1988 | Issued |
Array
(
[id] => 2755158
[patent_doc_number] => 05059410
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-22
[patent_title] => 'Production of silicon'
[patent_app_type] => 1
[patent_app_number] => 7/221657
[patent_app_country] => US
[patent_app_date] => 1988-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 4990
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/059/05059410.pdf
[firstpage_image] =>[orig_patent_app_number] => 221657
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/221657 | Production of silicon | Jul 19, 1988 | Issued |
Array
(
[id] => 2524074
[patent_doc_number] => 04873203
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-10
[patent_title] => 'Method for formation of insulation film on silicon buried in trench'
[patent_app_type] => 1
[patent_app_number] => 7/221351
[patent_app_country] => US
[patent_app_date] => 1988-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 38
[patent_no_of_words] => 4920
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/873/04873203.pdf
[firstpage_image] =>[orig_patent_app_number] => 221351
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/221351 | Method for formation of insulation film on silicon buried in trench | Jul 18, 1988 | Issued |
Array
(
[id] => 2488469
[patent_doc_number] => 04859619
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-08-22
[patent_title] => 'EPROM fabrication process forming tub regions for high voltage devices'
[patent_app_type] => 1
[patent_app_number] => 7/219924
[patent_app_country] => US
[patent_app_date] => 1988-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2623
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/859/04859619.pdf
[firstpage_image] =>[orig_patent_app_number] => 219924
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/219924 | EPROM fabrication process forming tub regions for high voltage devices | Jul 14, 1988 | Issued |