
David C. Mis
Examiner (ID: 812)
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2502, 2504, 2817 |
| Total Applications | 3251 |
| Issued Applications | 3048 |
| Pending Applications | 76 |
| Abandoned Applications | 126 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 191549
[patent_doc_number] => 07642863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-05
[patent_title] => 'Systems and methods for PLL linearity measurement, PLL output duty cycle measurement and duty cycle correction'
[patent_app_type] => utility
[patent_app_number] => 11/952706
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 7206
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/642/07642863.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952706
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952706 | Systems and methods for PLL linearity measurement, PLL output duty cycle measurement and duty cycle correction | Dec 6, 2007 | Issued |
Array
(
[id] => 5573458
[patent_doc_number] => 20090140819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-04
[patent_title] => 'POWER MONITORING DEVICE AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/947919
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5013
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20090140819.pdf
[firstpage_image] =>[orig_patent_app_number] => 11947919
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/947919 | Power monitoring device and methods thereof | Nov 29, 2007 | Issued |
Array
(
[id] => 296606
[patent_doc_number] => 07541880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-02
[patent_title] => 'Circuit and method for glitch correction'
[patent_app_type] => utility
[patent_app_number] => 11/946767
[patent_app_country] => US
[patent_app_date] => 2007-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 11098
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/541/07541880.pdf
[firstpage_image] =>[orig_patent_app_number] => 11946767
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/946767 | Circuit and method for glitch correction | Nov 27, 2007 | Issued |
Array
(
[id] => 7523610
[patent_doc_number] => 08026771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-27
[patent_title] => 'Driver device, physical quantity measuring device, and electronic instrument'
[patent_app_type] => utility
[patent_app_number] => 11/984984
[patent_app_country] => US
[patent_app_date] => 2007-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 17066
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/026/08026771.pdf
[firstpage_image] =>[orig_patent_app_number] => 11984984
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/984984 | Driver device, physical quantity measuring device, and electronic instrument | Nov 25, 2007 | Issued |
Array
(
[id] => 4897374
[patent_doc_number] => 20080116987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'Method and system for spur supression in modulators'
[patent_app_type] => utility
[patent_app_number] => 11/943920
[patent_app_country] => US
[patent_app_date] => 2007-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4412
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20080116987.pdf
[firstpage_image] =>[orig_patent_app_number] => 11943920
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/943920 | Method and system for spur suppression in modulators | Nov 20, 2007 | Issued |
Array
(
[id] => 229445
[patent_doc_number] => 07602260
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-10-13
[patent_title] => 'Programmable supply voltage regulator for oscillator'
[patent_app_type] => utility
[patent_app_number] => 11/944386
[patent_app_country] => US
[patent_app_date] => 2007-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6401
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/602/07602260.pdf
[firstpage_image] =>[orig_patent_app_number] => 11944386
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/944386 | Programmable supply voltage regulator for oscillator | Nov 20, 2007 | Issued |
Array
(
[id] => 4897370
[patent_doc_number] => 20080116983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'PLL LOCK DETECTION CIRCUIT AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/943227
[patent_app_country] => US
[patent_app_date] => 2007-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7022
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20080116983.pdf
[firstpage_image] =>[orig_patent_app_number] => 11943227
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/943227 | PLL LOCK DETECTION CIRCUIT AND SEMICONDUCTOR DEVICE | Nov 19, 2007 | Abandoned |
Array
(
[id] => 296623
[patent_doc_number] => 07541897
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-02
[patent_title] => 'Dielectric resonator, voltage-controlled oscillator, and wireless apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/942814
[patent_app_country] => US
[patent_app_date] => 2007-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 8206
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/541/07541897.pdf
[firstpage_image] =>[orig_patent_app_number] => 11942814
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/942814 | Dielectric resonator, voltage-controlled oscillator, and wireless apparatus | Nov 19, 2007 | Issued |
Array
(
[id] => 4763169
[patent_doc_number] => 20080174379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'SWITCH CAPACITANCE AND VARACTOR BANKS APPLIED TO VOLTAGE CONTROLLED OSCILLATOR HAVING CONSTANT FREQUENCY TUNING SENSITIVITY'
[patent_app_type] => utility
[patent_app_number] => 11/941299
[patent_app_country] => US
[patent_app_date] => 2007-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3805
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20080174379.pdf
[firstpage_image] =>[orig_patent_app_number] => 11941299
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/941299 | Switch capacitance and varactor banks applied to voltage controlled oscillator having constant frequency tuning sensitivity | Nov 15, 2007 | Issued |
Array
(
[id] => 191548
[patent_doc_number] => 07642862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-05
[patent_title] => 'Digital phase locked loop'
[patent_app_type] => utility
[patent_app_number] => 11/939894
[patent_app_country] => US
[patent_app_date] => 2007-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1974
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/642/07642862.pdf
[firstpage_image] =>[orig_patent_app_number] => 11939894
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/939894 | Digital phase locked loop | Nov 13, 2007 | Issued |
Array
(
[id] => 4897367
[patent_doc_number] => 20080116980
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'ASYNCHRONOUS PHASE ACQUISITION UNIT WITH DITHERING'
[patent_app_type] => utility
[patent_app_number] => 11/939948
[patent_app_country] => US
[patent_app_date] => 2007-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2977
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20080116980.pdf
[firstpage_image] =>[orig_patent_app_number] => 11939948
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/939948 | Asynchronous phase acquisition unit with dithering | Nov 13, 2007 | Issued |
Array
(
[id] => 4897368
[patent_doc_number] => 20080116981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'Voltage controlled oscillator module with ball grid array resonator'
[patent_app_type] => utility
[patent_app_number] => 11/985132
[patent_app_country] => US
[patent_app_date] => 2007-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7416
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20080116981.pdf
[firstpage_image] =>[orig_patent_app_number] => 11985132
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/985132 | Voltage controlled oscillator module with ball grid array resonator | Nov 13, 2007 | Issued |
Array
(
[id] => 7519504
[patent_doc_number] => 07973608
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-05
[patent_title] => 'Phase locked loop, semiconductor device, and wireless tag'
[patent_app_type] => utility
[patent_app_number] => 11/979995
[patent_app_country] => US
[patent_app_date] => 2007-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 13297
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/973/07973608.pdf
[firstpage_image] =>[orig_patent_app_number] => 11979995
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/979995 | Phase locked loop, semiconductor device, and wireless tag | Nov 12, 2007 | Issued |
Array
(
[id] => 300416
[patent_doc_number] => 07538620
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-05-26
[patent_title] => 'Phase lock control system for a voltage controlled oscillator'
[patent_app_type] => utility
[patent_app_number] => 11/985005
[patent_app_country] => US
[patent_app_date] => 2007-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2481
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/538/07538620.pdf
[firstpage_image] =>[orig_patent_app_number] => 11985005
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/985005 | Phase lock control system for a voltage controlled oscillator | Nov 12, 2007 | Issued |
Array
(
[id] => 5262859
[patent_doc_number] => 20090115544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-07
[patent_title] => 'SYSTEMS AND METHODS FOR DQPSK MODULATOR CONTROL USING SELECTIVELY INSERTED DITHER TONE'
[patent_app_type] => utility
[patent_app_number] => 11/933777
[patent_app_country] => US
[patent_app_date] => 2007-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5312
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20090115544.pdf
[firstpage_image] =>[orig_patent_app_number] => 11933777
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/933777 | Systems and methods for DQPSK modulator control using selectively inserted dither tone | Oct 31, 2007 | Issued |
Array
(
[id] => 4959221
[patent_doc_number] => 20080273645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'METHODS AND APPARATUS FOR CRYSTAL OSCILLATOR DRIFT ESTIMATION AND COMPENSATION'
[patent_app_type] => utility
[patent_app_number] => 11/932258
[patent_app_country] => US
[patent_app_date] => 2007-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2850
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20080273645.pdf
[firstpage_image] =>[orig_patent_app_number] => 11932258
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/932258 | Methods and apparatus for crystal oscillator drift estimation and compensation | Oct 30, 2007 | Issued |
Array
(
[id] => 308007
[patent_doc_number] => 07532081
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-12
[patent_title] => 'Frequency and/or phase compensated microelectromechanical oscillator'
[patent_app_type] => utility
[patent_app_number] => 11/982084
[patent_app_country] => US
[patent_app_date] => 2007-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 78
[patent_figures_cnt] => 88
[patent_no_of_words] => 14798
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/532/07532081.pdf
[firstpage_image] =>[orig_patent_app_number] => 11982084
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/982084 | Frequency and/or phase compensated microelectromechanical oscillator | Oct 30, 2007 | Issued |
Array
(
[id] => 243832
[patent_doc_number] => 07589569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-15
[patent_title] => 'Comparator with self-biased reference voltage for an oscillator'
[patent_app_type] => utility
[patent_app_number] => 11/976931
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3425
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/589/07589569.pdf
[firstpage_image] =>[orig_patent_app_number] => 11976931
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/976931 | Comparator with self-biased reference voltage for an oscillator | Oct 29, 2007 | Issued |
Array
(
[id] => 5332884
[patent_doc_number] => 20090113361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'Design Structure for an Automated Real-Time Frequency Band Selection Circuit for use with a Voltage Controlled Oscillator'
[patent_app_type] => utility
[patent_app_number] => 11/928093
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5381
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20090113361.pdf
[firstpage_image] =>[orig_patent_app_number] => 11928093
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/928093 | Design structure for an automated real-time frequency band selection circuit for use with a voltage controlled oscillator | Oct 29, 2007 | Issued |
Array
(
[id] => 113236
[patent_doc_number] => 07719373
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-18
[patent_title] => 'Device and method for generating a signal with predefined transcient at start-up'
[patent_app_type] => utility
[patent_app_number] => 11/976776
[patent_app_country] => US
[patent_app_date] => 2007-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 8579
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/719/07719373.pdf
[firstpage_image] =>[orig_patent_app_number] => 11976776
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/976776 | Device and method for generating a signal with predefined transcient at start-up | Oct 28, 2007 | Issued |