
David C. Mis
Examiner (ID: 14885)
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2817, 2504, 2502 |
| Total Applications | 3251 |
| Issued Applications | 3048 |
| Pending Applications | 76 |
| Abandoned Applications | 126 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7619549
[patent_doc_number] => 06943638
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-09-13
[patent_title] => 'Voltage controlled oscillator and electronic system using the same'
[patent_app_type] => utility
[patent_app_number] => 11/031216
[patent_app_country] => US
[patent_app_date] => 2005-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1626
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/943/06943638.pdf
[firstpage_image] =>[orig_patent_app_number] => 11031216
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/031216 | Voltage controlled oscillator and electronic system using the same | Jan 6, 2005 | Issued |
Array
(
[id] => 656322
[patent_doc_number] => 07109815
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-09-19
[patent_title] => 'VCO with automatic calibration'
[patent_app_type] => utility
[patent_app_number] => 11/027793
[patent_app_country] => US
[patent_app_date] => 2004-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 3620
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/109/07109815.pdf
[firstpage_image] =>[orig_patent_app_number] => 11027793
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/027793 | VCO with automatic calibration | Dec 30, 2004 | Issued |
Array
(
[id] => 613354
[patent_doc_number] => 07148754
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-12
[patent_title] => 'Self-tunable phase lock loop'
[patent_app_type] => utility
[patent_app_number] => 11/026562
[patent_app_country] => US
[patent_app_date] => 2004-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7145
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/148/07148754.pdf
[firstpage_image] =>[orig_patent_app_number] => 11026562
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/026562 | Self-tunable phase lock loop | Dec 29, 2004 | Issued |
Array
(
[id] => 613360
[patent_doc_number] => 07148760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-12
[patent_title] => 'VCO gain tuning using voltage measurements and frequency iteration'
[patent_app_type] => utility
[patent_app_number] => 11/026560
[patent_app_country] => US
[patent_app_date] => 2004-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4918
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/148/07148760.pdf
[firstpage_image] =>[orig_patent_app_number] => 11026560
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/026560 | VCO gain tuning using voltage measurements and frequency iteration | Dec 29, 2004 | Issued |
Array
(
[id] => 643245
[patent_doc_number] => 07123106
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-17
[patent_title] => 'Frequency offset correction techniques for crystals used in communication systems'
[patent_app_type] => utility
[patent_app_number] => 11/027279
[patent_app_country] => US
[patent_app_date] => 2004-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4284
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/123/07123106.pdf
[firstpage_image] =>[orig_patent_app_number] => 11027279
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/027279 | Frequency offset correction techniques for crystals used in communication systems | Dec 29, 2004 | Issued |
Array
(
[id] => 620727
[patent_doc_number] => 07142062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-28
[patent_title] => 'VCO center frequency tuning and limiting gain variation'
[patent_app_type] => utility
[patent_app_number] => 11/027563
[patent_app_country] => US
[patent_app_date] => 2004-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5055
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/142/07142062.pdf
[firstpage_image] =>[orig_patent_app_number] => 11027563
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/027563 | VCO center frequency tuning and limiting gain variation | Dec 29, 2004 | Issued |
Array
(
[id] => 743768
[patent_doc_number] => 07030708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-18
[patent_title] => 'Torsion oscillator stabilization'
[patent_app_type] => utility
[patent_app_number] => 11/025021
[patent_app_country] => US
[patent_app_date] => 2004-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3585
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/030/07030708.pdf
[firstpage_image] =>[orig_patent_app_number] => 11025021
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/025021 | Torsion oscillator stabilization | Dec 28, 2004 | Issued |
Array
(
[id] => 7177913
[patent_doc_number] => 20050189999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-01
[patent_title] => 'Integrated electronic circuit comprising a tunable resonator'
[patent_app_type] => utility
[patent_app_number] => 11/025781
[patent_app_country] => US
[patent_app_date] => 2004-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5110
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20050189999.pdf
[firstpage_image] =>[orig_patent_app_number] => 11025781
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/025781 | Integrated electronic circuit comprising a tunable resonator | Dec 28, 2004 | Issued |
Array
(
[id] => 5653370
[patent_doc_number] => 20060139105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-29
[patent_title] => 'Method and apparatus to achieve a process, temperature and divider modulus independent PLL loop bandwidth and damping factor using open-loop calibration techniques'
[patent_app_type] => utility
[patent_app_number] => 11/023981
[patent_app_country] => US
[patent_app_date] => 2004-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9742
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0139/20060139105.pdf
[firstpage_image] =>[orig_patent_app_number] => 11023981
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/023981 | Method and apparatus to achieve a process, temperature and divider modulus independent PLL loop bandwidth and damping factor using open-loop calibration techniques | Dec 27, 2004 | Issued |
Array
(
[id] => 5892956
[patent_doc_number] => 20060001494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Cascaded locked-loop circuits deriving high-frequency, low noise clock signals from a jittery, low-frequency reference'
[patent_app_type] => utility
[patent_app_number] => 11/021003
[patent_app_country] => US
[patent_app_date] => 2004-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6067
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20060001494.pdf
[firstpage_image] =>[orig_patent_app_number] => 11021003
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/021003 | Cascaded locked-loop circuits deriving high-frequency, low noise clock signals from a jittery, low-frequency reference | Dec 22, 2004 | Abandoned |
Array
(
[id] => 606975
[patent_doc_number] => 07154344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-26
[patent_title] => 'Versatile feedback system for phase locked loop architecture'
[patent_app_type] => utility
[patent_app_number] => 11/016690
[patent_app_country] => US
[patent_app_date] => 2004-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3673
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/154/07154344.pdf
[firstpage_image] =>[orig_patent_app_number] => 11016690
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/016690 | Versatile feedback system for phase locked loop architecture | Dec 16, 2004 | Issued |
Array
(
[id] => 643248
[patent_doc_number] => 07123109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-17
[patent_title] => 'Crystal oscillator with variable bias generator and variable loop filter'
[patent_app_type] => utility
[patent_app_number] => 11/013059
[patent_app_country] => US
[patent_app_date] => 2004-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4378
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/123/07123109.pdf
[firstpage_image] =>[orig_patent_app_number] => 11013059
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/013059 | Crystal oscillator with variable bias generator and variable loop filter | Dec 14, 2004 | Issued |
Array
(
[id] => 594530
[patent_doc_number] => 07436263
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-14
[patent_title] => 'Apparatus and method for presenting a modulated output signal at an output locus'
[patent_app_type] => utility
[patent_app_number] => 11/012654
[patent_app_country] => US
[patent_app_date] => 2004-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3757
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/436/07436263.pdf
[firstpage_image] =>[orig_patent_app_number] => 11012654
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/012654 | Apparatus and method for presenting a modulated output signal at an output locus | Dec 14, 2004 | Issued |
Array
(
[id] => 752722
[patent_doc_number] => 07023286
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-04
[patent_title] => 'Systems and methods for self-calibration'
[patent_app_type] => utility
[patent_app_number] => 11/011990
[patent_app_country] => US
[patent_app_date] => 2004-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3160
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/023/07023286.pdf
[firstpage_image] =>[orig_patent_app_number] => 11011990
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/011990 | Systems and methods for self-calibration | Dec 13, 2004 | Issued |
Array
(
[id] => 5653378
[patent_doc_number] => 20060139113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-29
[patent_title] => 'Modulation circuit with integrated microelectro-mechanical system (MEMS) components'
[patent_app_type] => utility
[patent_app_number] => 11/010551
[patent_app_country] => US
[patent_app_date] => 2004-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2716
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0139/20060139113.pdf
[firstpage_image] =>[orig_patent_app_number] => 11010551
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/010551 | Modulation circuit with integrated microelectro-mechanical system (MEMS) components | Dec 12, 2004 | Issued |
Array
(
[id] => 793546
[patent_doc_number] => 06982592
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-03
[patent_title] => 'Zero if complex quadrature frequency discriminator and FM demodulator'
[patent_app_type] => utility
[patent_app_number] => 11/004992
[patent_app_country] => US
[patent_app_date] => 2004-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 11437
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/982/06982592.pdf
[firstpage_image] =>[orig_patent_app_number] => 11004992
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/004992 | Zero if complex quadrature frequency discriminator and FM demodulator | Dec 6, 2004 | Issued |
Array
(
[id] => 7155636
[patent_doc_number] => 20050083141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-21
[patent_title] => 'Arrangement for low power clock generation'
[patent_app_type] => utility
[patent_app_number] => 11/004130
[patent_app_country] => US
[patent_app_date] => 2004-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1087
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20050083141.pdf
[firstpage_image] =>[orig_patent_app_number] => 11004130
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/004130 | Arrangement for low power clock generation | Dec 2, 2004 | Issued |
Array
(
[id] => 540893
[patent_doc_number] => 07173493
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-02-06
[patent_title] => 'Range controller circuit and method'
[patent_app_type] => utility
[patent_app_number] => 11/001992
[patent_app_country] => US
[patent_app_date] => 2004-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1968
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/173/07173493.pdf
[firstpage_image] =>[orig_patent_app_number] => 11001992
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/001992 | Range controller circuit and method | Dec 1, 2004 | Issued |
Array
(
[id] => 5840455
[patent_doc_number] => 20060120118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-08
[patent_title] => 'Adaptive power controller digital interface'
[patent_app_type] => utility
[patent_app_number] => 11/000939
[patent_app_country] => US
[patent_app_date] => 2004-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1317
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0120/20060120118.pdf
[firstpage_image] =>[orig_patent_app_number] => 11000939
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/000939 | Adaptive power controller digital interface | Dec 1, 2004 | Issued |
Array
(
[id] => 5612118
[patent_doc_number] => 20060114044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-01
[patent_title] => 'Differential delay cell having controllable amplitude output'
[patent_app_type] => utility
[patent_app_number] => 10/999585
[patent_app_country] => US
[patent_app_date] => 2004-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5210
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20060114044.pdf
[firstpage_image] =>[orig_patent_app_number] => 10999585
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/999585 | Differential delay cell having controllable amplitude output | Nov 29, 2004 | Issued |