
David C. Spalla
Examiner (ID: 6816, Phone: (303)297-4298 , Office: P/2896 )
| Most Active Art Unit | 2896 |
| Art Unit(s) | 2818, 2821, 2815, 2896, 2893, 4148 |
| Total Applications | 1019 |
| Issued Applications | 844 |
| Pending Applications | 64 |
| Abandoned Applications | 146 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15461821
[patent_doc_number] => 20200043735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Method of Semiconductor Device Fabrication
[patent_app_type] => utility
[patent_app_number] => 16/601108
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4704
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601108
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601108 | Method of semiconductor device fabrication | Oct 13, 2019 | Issued |
Array
(
[id] => 16765563
[patent_doc_number] => 20210111145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/600587
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600587
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600587 | Semiconductor package and manufacturing method thereof | Oct 13, 2019 | Issued |
Array
(
[id] => 16765610
[patent_doc_number] => 20210111192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => INTEGRATED POWER AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 16/600604
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600604
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600604 | Integrated power amplifier | Oct 13, 2019 | Issued |
Array
(
[id] => 16765731
[patent_doc_number] => 20210111313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => LIGHT EMITTING DIODE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/600577
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5776
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600577
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600577 | Light emitting diode package | Oct 13, 2019 | Issued |
Array
(
[id] => 16180517
[patent_doc_number] => 20200227486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/599708
[patent_app_country] => US
[patent_app_date] => 2019-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10286
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16599708
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/599708 | Display device and method for manufacturing the same | Oct 10, 2019 | Issued |
Array
(
[id] => 15369717
[patent_doc_number] => 20200020623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => PACKAGE WITH METAL-INSULATOR-METAL CAPACITOR AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/578359
[patent_app_country] => US
[patent_app_date] => 2019-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4607
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578359
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578359 | Package with metal-insulator-metal capacitor and method of manufacturing the same | Sep 21, 2019 | Issued |
Array
(
[id] => 17166314
[patent_doc_number] => 11152427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Chalcogenide memory device components and composition
[patent_app_type] => utility
[patent_app_number] => 16/544506
[patent_app_country] => US
[patent_app_date] => 2019-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 8589
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16544506
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/544506 | Chalcogenide memory device components and composition | Aug 18, 2019 | Issued |
Array
(
[id] => 16944389
[patent_doc_number] => 11056642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Magnetoresistance effect element
[patent_app_type] => utility
[patent_app_number] => 16/542462
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 11049
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 316
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542462
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542462 | Magnetoresistance effect element | Aug 15, 2019 | Issued |
Array
(
[id] => 16896475
[patent_doc_number] => 11038038
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Transistors and methods of forming transistors
[patent_app_type] => utility
[patent_app_number] => 16/539172
[patent_app_country] => US
[patent_app_date] => 2019-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5984
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16539172
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/539172 | Transistors and methods of forming transistors | Aug 12, 2019 | Issued |
Array
(
[id] => 16700018
[patent_doc_number] => 10950626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Three-dimensional memory device containing alternating stack of source layers and drain layers and vertical gate electrodes
[patent_app_type] => utility
[patent_app_number] => 16/539124
[patent_app_country] => US
[patent_app_date] => 2019-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 57
[patent_no_of_words] => 22029
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16539124
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/539124 | Three-dimensional memory device containing alternating stack of source layers and drain layers and vertical gate electrodes | Aug 12, 2019 | Issued |
Array
(
[id] => 18156257
[patent_doc_number] => 11569251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => High voltage polysilicon gate in high-K metal gate device
[patent_app_type] => utility
[patent_app_number] => 16/535431
[patent_app_country] => US
[patent_app_date] => 2019-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 54
[patent_no_of_words] => 9728
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16535431
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/535431 | High voltage polysilicon gate in high-K metal gate device | Aug 7, 2019 | Issued |
Array
(
[id] => 16760031
[patent_doc_number] => 10978589
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Semiconductor structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/529523
[patent_app_country] => US
[patent_app_date] => 2019-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4770
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16529523
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/529523 | Semiconductor structure and manufacturing method thereof | Jul 31, 2019 | Issued |
Array
(
[id] => 18205684
[patent_doc_number] => 11588093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Fabrication method for semiconductor nanowires coupled to a superconductor
[patent_app_type] => utility
[patent_app_number] => 17/597837
[patent_app_country] => US
[patent_app_date] => 2019-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17597837
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/597837 | Fabrication method for semiconductor nanowires coupled to a superconductor | Jul 28, 2019 | Issued |
Array
(
[id] => 16418000
[patent_doc_number] => 10825902
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-03
[patent_title] => Varactor with hyper-abrupt junction region including spaced-apart superlattices
[patent_app_type] => utility
[patent_app_number] => 16/513845
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 5814
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513845
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513845 | Varactor with hyper-abrupt junction region including spaced-apart superlattices | Jul 16, 2019 | Issued |
Array
(
[id] => 16417934
[patent_doc_number] => 10825835
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-03
[patent_title] => IC including standard cells and SRAM cells
[patent_app_type] => utility
[patent_app_number] => 16/513857
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 22
[patent_no_of_words] => 11607
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513857
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513857 | IC including standard cells and SRAM cells | Jul 16, 2019 | Issued |
Array
(
[id] => 16586378
[patent_doc_number] => 20210020780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => METAL-OXIDE-BASED NEUROMORPHIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/513871
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12338
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513871
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513871 | Metal-oxide-based neuromorphic device | Jul 16, 2019 | Issued |
Array
(
[id] => 16417999
[patent_doc_number] => 10825901
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-03
[patent_title] => Semiconductor devices including hyper-abrupt junction region including a superlattice
[patent_app_type] => utility
[patent_app_number] => 16/513895
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 5746
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513895
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513895 | Semiconductor devices including hyper-abrupt junction region including a superlattice | Jul 16, 2019 | Issued |
Array
(
[id] => 15093363
[patent_doc_number] => 20190341493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => Semiconductor Structure and Fabricating Method Thereof
[patent_app_type] => utility
[patent_app_number] => 16/511364
[patent_app_country] => US
[patent_app_date] => 2019-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4653
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16511364
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/511364 | Semiconductor structure and fabricating method thereof | Jul 14, 2019 | Issued |
Array
(
[id] => 15352015
[patent_doc_number] => 20200013899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/503790
[patent_app_country] => US
[patent_app_date] => 2019-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8148
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16503790
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/503790 | Semiconductor device | Jul 4, 2019 | Issued |
Array
(
[id] => 15369797
[patent_doc_number] => 20200020663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => METHOD FOR TRANSFERRING STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/503662
[patent_app_country] => US
[patent_app_date] => 2019-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5505
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16503662
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/503662 | Method for transferring structures | Jul 4, 2019 | Issued |