
David C. Spalla
Examiner (ID: 6816, Phone: (303)297-4298 , Office: P/2896 )
| Most Active Art Unit | 2896 |
| Art Unit(s) | 2818, 2821, 2815, 2896, 2893, 4148 |
| Total Applications | 1019 |
| Issued Applications | 844 |
| Pending Applications | 64 |
| Abandoned Applications | 146 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18991293
[patent_doc_number] => 20240063262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/127298
[patent_app_country] => US
[patent_app_date] => 2023-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10598
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18127298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/127298 | Semiconductor device | Mar 27, 2023 | Issued |
Array
(
[id] => 18514791
[patent_doc_number] => 20230231054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/190625
[patent_app_country] => US
[patent_app_date] => 2023-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9804
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18190625
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/190625 | Semiconductor device structure and method for forming the same | Mar 26, 2023 | Issued |
Array
(
[id] => 19131072
[patent_doc_number] => 20240136425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/190837
[patent_app_country] => US
[patent_app_date] => 2023-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18190837
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/190837 | Semiconductor device and method for manufacturing the same | Mar 26, 2023 | Issued |
Array
(
[id] => 19131072
[patent_doc_number] => 20240136425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/190837
[patent_app_country] => US
[patent_app_date] => 2023-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18190837
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/190837 | Semiconductor device and method for manufacturing the same | Mar 26, 2023 | Issued |
Array
(
[id] => 19468222
[patent_doc_number] => 20240321892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => CONSTRAINED EPITAXIAL FORMATION USING DIELECTRIC WALLS
[patent_app_type] => utility
[patent_app_number] => 18/125880
[patent_app_country] => US
[patent_app_date] => 2023-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18125880
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/125880 | CONSTRAINED EPITAXIAL FORMATION USING DIELECTRIC WALLS | Mar 23, 2023 | Pending |
Array
(
[id] => 18812897
[patent_doc_number] => 20230387234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/189538
[patent_app_country] => US
[patent_app_date] => 2023-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8472
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18189538
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/189538 | SEMICONDUCTOR DEVICES | Mar 23, 2023 | Pending |
Array
(
[id] => 20307173
[patent_doc_number] => 12453184
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Integrated circuit including standard cells and method of designing the same
[patent_app_type] => utility
[patent_app_number] => 18/185414
[patent_app_country] => US
[patent_app_date] => 2023-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 42
[patent_no_of_words] => 9294
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18185414
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/185414 | Integrated circuit including standard cells and method of designing the same | Mar 16, 2023 | Issued |
Array
(
[id] => 19452858
[patent_doc_number] => 20240312988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/185611
[patent_app_country] => US
[patent_app_date] => 2023-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8489
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18185611
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/185611 | SEMICONDUCTOR STRUCTURE | Mar 16, 2023 | Pending |
Array
(
[id] => 18833932
[patent_doc_number] => 20230402459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/185941
[patent_app_country] => US
[patent_app_date] => 2023-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12134
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18185941
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/185941 | Integrated circuit device | Mar 16, 2023 | Issued |
Array
(
[id] => 19079562
[patent_doc_number] => 11948942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 18/122253
[patent_app_country] => US
[patent_app_date] => 2023-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 50
[patent_no_of_words] => 17991
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18122253
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/122253 | Integrated circuit device | Mar 15, 2023 | Issued |
Array
(
[id] => 19199231
[patent_doc_number] => 11996482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/120879
[patent_app_country] => US
[patent_app_date] => 2023-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 55
[patent_no_of_words] => 9932
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18120879
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/120879 | Semiconductor device | Mar 12, 2023 | Issued |
Array
(
[id] => 19176336
[patent_doc_number] => 20240162310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/180589
[patent_app_country] => US
[patent_app_date] => 2023-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8539
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18180589
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/180589 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME | Mar 7, 2023 | Pending |
Array
(
[id] => 18943703
[patent_doc_number] => 20240038842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/119037
[patent_app_country] => US
[patent_app_date] => 2023-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18119037
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/119037 | Integrated circuit device | Mar 7, 2023 | Issued |
Array
(
[id] => 18943703
[patent_doc_number] => 20240038842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/119037
[patent_app_country] => US
[patent_app_date] => 2023-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18119037
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/119037 | Integrated circuit device | Mar 7, 2023 | Issued |
Array
(
[id] => 19421094
[patent_doc_number] => 20240297218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => TRANSISTORS HAVING DIFFERENT CHANNEL LENGTHS AND COMPARABLE SOURCE/DRAIN SPACES
[patent_app_type] => utility
[patent_app_number] => 18/178248
[patent_app_country] => US
[patent_app_date] => 2023-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12038
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18178248
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/178248 | Transistors having different channel lengths and comparable source/drain spaces | Mar 2, 2023 | Issued |
Array
(
[id] => 19153908
[patent_doc_number] => 11978832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Light emitting diode package
[patent_app_type] => utility
[patent_app_number] => 18/172283
[patent_app_country] => US
[patent_app_date] => 2023-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 5729
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18172283
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/172283 | Light emitting diode package | Feb 20, 2023 | Issued |
Array
(
[id] => 18943762
[patent_doc_number] => 20240038901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => FIELD EFFECT TRANSISTOR WITH ISOLATION STRUCTURE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/170482
[patent_app_country] => US
[patent_app_date] => 2023-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18170482
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/170482 | FIELD EFFECT TRANSISTOR WITH ISOLATION STRUCTURE AND METHOD | Feb 15, 2023 | Pending |
Array
(
[id] => 18943762
[patent_doc_number] => 20240038901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => FIELD EFFECT TRANSISTOR WITH ISOLATION STRUCTURE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/170482
[patent_app_country] => US
[patent_app_date] => 2023-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18170482
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/170482 | FIELD EFFECT TRANSISTOR WITH ISOLATION STRUCTURE AND METHOD | Feb 15, 2023 | Pending |
Array
(
[id] => 18439986
[patent_doc_number] => 20230187281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => MULTI-GATE DEVICES AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/167100
[patent_app_country] => US
[patent_app_date] => 2023-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9216
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18167100
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/167100 | Multi-gate devices and method of fabricating the same | Feb 9, 2023 | Issued |
Array
(
[id] => 18440191
[patent_doc_number] => 20230187486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/106106
[patent_app_country] => US
[patent_app_date] => 2023-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 124271
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18106106
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/106106 | Semiconductor device | Feb 5, 2023 | Issued |