David Clark

Array ( [id] => 2180960 [patent_doc_number] => 04556954 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-12-03 [patent_title] => 'Method for displaying selected text processing task options corresponding to the contents of the combined program diskette' [patent_app_type] => 1 [patent_app_number] => 6/652440 [patent_app_country] => US [patent_app_date] => 1984-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4678 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/556/04556954.pdf [firstpage_image] =>[orig_patent_app_number] => 652440 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2643975 [patent_doc_number] => 04899276 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-06 [patent_title] => 'Field-directed screen help technique' [patent_app_type] => 1 [patent_app_number] => 6/640743 [patent_app_country] => US [patent_app_date] => 1984-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2253 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/899/04899276.pdf [firstpage_image] =>[orig_patent_app_number] => 640743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2363857 [patent_doc_number] => 04658349 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-04-14 [patent_title] => 'Direct memory access control circuit and data processing system using said circuit' [patent_app_type] => 1 [patent_app_number] => 6/639527 [patent_app_country] => US [patent_app_date] => 1984-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4302 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/658/04658349.pdf [firstpage_image] =>[orig_patent_app_number] => 639527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2361129 [patent_doc_number] => 04688193 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-08-18 [patent_title] => 'Bit processing utilizing a row and column ladder sequence' [patent_app_type] => 1 [patent_app_number] => 6/635153 [patent_app_country] => US [patent_app_date] => 1984-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 27 [patent_no_of_words] => 3889 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/688/04688193.pdf [firstpage_image] =>[orig_patent_app_number] => 635153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2427199 [patent_doc_number] => 04727475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-02-23 [patent_title] => 'Self-configuring modular computer system with automatic address initialization' [patent_app_type] => 1 [patent_app_number] => 6/611763 [patent_app_country] => US [patent_app_date] => 1984-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 3882 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/727/04727475.pdf [firstpage_image] =>[orig_patent_app_number] => 611763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2266159 [patent_doc_number] => 04598385 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-07-01 [patent_title] => 'Device for associative searching in a sequential data stream composed of data records' [patent_app_type] => 1 [patent_app_number] => 6/611911 [patent_app_country] => US [patent_app_date] => 1984-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 8727 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 471 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/598/04598385.pdf [firstpage_image] =>[orig_patent_app_number] => 611911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2260060 [patent_doc_number] => 04590551 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-20 [patent_title] => 'Memory control circuit for subsystem controller' [patent_app_type] => 1 [patent_app_number] => 6/608272 [patent_app_country] => US [patent_app_date] => 1984-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 20 [patent_no_of_words] => 16782 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 763 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/590/04590551.pdf [firstpage_image] =>[orig_patent_app_number] => 608272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2463823 [patent_doc_number] => 04718005 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-01-05 [patent_title] => 'Distributed control of alias name usage in networks' [patent_app_type] => 1 [patent_app_number] => 6/604684 [patent_app_country] => US [patent_app_date] => 1984-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 5940 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/718/04718005.pdf [firstpage_image] =>[orig_patent_app_number] => 604684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2427273 [patent_doc_number] => 04727479 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-02-23 [patent_title] => 'Allocation circuit for parallel busses of data processing systems' [patent_app_type] => 1 [patent_app_number] => 6/603316 [patent_app_country] => US [patent_app_date] => 1984-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 6551 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/727/04727479.pdf [firstpage_image] =>[orig_patent_app_number] => 603316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2309663 [patent_doc_number] => 04691281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-01 [patent_title] => 'Data processing system simultaneously carrying out address translation of a plurality of logical addresses' [patent_app_type] => 1 [patent_app_number] => 6/599869 [patent_app_country] => US [patent_app_date] => 1984-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 11224 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 335 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/691/04691281.pdf [firstpage_image] =>[orig_patent_app_number] => 599869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2928689 [patent_doc_number] => 05179734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-12 [patent_title] => 'Threaded interpretive data processor' [patent_app_type] => 1 [patent_app_number] => 6/585478 [patent_app_country] => US [patent_app_date] => 1984-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 14512 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/179/05179734.pdf [firstpage_image] =>[orig_patent_app_number] => 585478 [rel_patent_id] =>[rel_patent_doc_number] =>)