
David D. Mattison
Examiner (ID: 4009, Phone: (303)297-4243 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2842, 2849 |
| Total Applications | 367 |
| Issued Applications | 316 |
| Pending Applications | 1 |
| Abandoned Applications | 52 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20011876
[patent_doc_number] => 20250150098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => COMMUNICATION DEVICE WITH INTERLEAVED ENCODING FOR FEC ENCODED DATA STREAMS
[patent_app_type] => utility
[patent_app_number] => 18/969450
[patent_app_country] => US
[patent_app_date] => 2024-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18969450
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/969450 | COMMUNICATION DEVICE WITH INTERLEAVED ENCODING FOR FEC ENCODED DATA STREAMS | Dec 4, 2024 | Pending |
Array
(
[id] => 20045698
[patent_doc_number] => 20250183920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => BYTE ERROR CORRECTION
[patent_app_type] => utility
[patent_app_number] => 18/958072
[patent_app_country] => US
[patent_app_date] => 2024-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 29088
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18958072
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/958072 | BYTE ERROR CORRECTION | Nov 24, 2024 | Pending |
Array
(
[id] => 19848729
[patent_doc_number] => 20250094080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => NON-VOLATILE MEMORY MODULE ARCHITECTURE TO SUPPORT MEMORY ERROR CORRECTION
[patent_app_type] => utility
[patent_app_number] => 18/959106
[patent_app_country] => US
[patent_app_date] => 2024-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7891
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18959106
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/959106 | NON-VOLATILE MEMORY MODULE ARCHITECTURE TO SUPPORT MEMORY ERROR CORRECTION | Nov 24, 2024 | Pending |
Array
(
[id] => 19803034
[patent_doc_number] => 20250068959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => RAPID MULTI-LEVEL QUBIT RESET
[patent_app_type] => utility
[patent_app_number] => 18/941942
[patent_app_country] => US
[patent_app_date] => 2024-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10397
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18941942
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/941942 | RAPID MULTI-LEVEL QUBIT RESET | Nov 7, 2024 | Pending |
Array
(
[id] => 19803753
[patent_doc_number] => 20250069678
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => BUILT-IN SELF TEST CIRCUIT FOR SEGMENTED STATIC RANDOM ACCESS MEMORY (SRAM) ARRAY INPUT/OUTPUT
[patent_app_type] => utility
[patent_app_number] => 18/939751
[patent_app_country] => US
[patent_app_date] => 2024-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18939751
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/939751 | BUILT-IN SELF TEST CIRCUIT FOR SEGMENTED STATIC RANDOM ACCESS MEMORY (SRAM) ARRAY INPUT/OUTPUT | Nov 6, 2024 | Pending |
Array
(
[id] => 19787343
[patent_doc_number] => 20250061022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => FLASH MEMORY APPARATUS AND STORAGE MANAGEMENT METHOD FOR FLASH MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/939475
[patent_app_country] => US
[patent_app_date] => 2024-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16890
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18939475
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/939475 | FLASH MEMORY APPARATUS AND STORAGE MANAGEMENT METHOD FOR FLASH MEMORY | Nov 5, 2024 | Pending |
Array
(
[id] => 20000720
[patent_doc_number] => 20250138942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => STORAGE DEVICE, MEDIA INTERFACE DEVICE OF THE STORAGE DEVICE, AND OPERATING METHOD OF THE MEDIA INTERFACE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/930513
[patent_app_country] => US
[patent_app_date] => 2024-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7961
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18930513
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/930513 | STORAGE DEVICE, MEDIA INTERFACE DEVICE OF THE STORAGE DEVICE, AND OPERATING METHOD OF THE MEDIA INTERFACE DEVICE | Oct 28, 2024 | Pending |
Array
(
[id] => 19749217
[patent_doc_number] => 20250037782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => ADDRESS FAULT DETECTION
[patent_app_type] => utility
[patent_app_number] => 18/918743
[patent_app_country] => US
[patent_app_date] => 2024-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18918743
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/918743 | ADDRESS FAULT DETECTION | Oct 16, 2024 | Pending |
Array
(
[id] => 20629292
[patent_doc_number] => 20260093578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => DATA PROCESSING
[patent_app_type] => utility
[patent_app_number] => 18/899342
[patent_app_country] => US
[patent_app_date] => 2024-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18899342
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/899342 | DATA PROCESSING | Sep 26, 2024 | Pending |
| 18/850067 | INFORMATION PROCESSING APPARATUS | Sep 23, 2024 | Pending |
Array
(
[id] => 19834265
[patent_doc_number] => 20250086051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => MEMORY REPAIR METHOD AND APPARATUS BASED ON ERROR CODE TRACKING
[patent_app_type] => utility
[patent_app_number] => 18/892991
[patent_app_country] => US
[patent_app_date] => 2024-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18892991
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/892991 | MEMORY REPAIR METHOD AND APPARATUS BASED ON ERROR CODE TRACKING | Sep 22, 2024 | Pending |
Array
(
[id] => 19694991
[patent_doc_number] => 20250013536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => Dynamically encoding parameters for writing a plurality of data segments
[patent_app_type] => utility
[patent_app_number] => 18/884542
[patent_app_country] => US
[patent_app_date] => 2024-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 60081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18884542
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/884542 | Dynamically encoding parameters for writing a plurality of data segments | Sep 12, 2024 | Pending |
Array
(
[id] => 19836419
[patent_doc_number] => 20250088205
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => Error Correction Device and Method for Correcting a Data Block
[patent_app_type] => utility
[patent_app_number] => 18/882947
[patent_app_country] => US
[patent_app_date] => 2024-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18882947
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/882947 | Error Correction Device and Method for Correcting a Data Block | Sep 11, 2024 | Pending |
Array
(
[id] => 20570605
[patent_doc_number] => 20260064529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-05
[patent_title] => ABNORMAL PROGRAM SEQUENCE DETECTION
[patent_app_type] => utility
[patent_app_number] => 18/829788
[patent_app_country] => US
[patent_app_date] => 2024-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829788
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/829788 | ABNORMAL PROGRAM SEQUENCE DETECTION | Sep 9, 2024 | Pending |
Array
(
[id] => 19851465
[patent_doc_number] => 20250096816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => MEMORY SYSTEM AND CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 18/821531
[patent_app_country] => US
[patent_app_date] => 2024-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17619
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18821531
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/821531 | MEMORY SYSTEM AND CONTROL METHOD | Aug 29, 2024 | Pending |
Array
(
[id] => 20558886
[patent_doc_number] => 20260058673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-26
[patent_title] => On-the-fly CRC Calculation for a Horizontal Layered LDPC Decoder
[patent_app_type] => utility
[patent_app_number] => 18/810430
[patent_app_country] => US
[patent_app_date] => 2024-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3651
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18810430
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/810430 | On-the-fly CRC Calculation for a Horizontal Layered LDPC Decoder | Aug 19, 2024 | Issued |
Array
(
[id] => 19620106
[patent_doc_number] => 20240405786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => ENCODING METHOD AND ENCODING APPARATUS BASED ON POLAR CODE
[patent_app_type] => utility
[patent_app_number] => 18/806832
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18806832
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/806832 | ENCODING METHOD AND ENCODING APPARATUS BASED ON POLAR CODE | Aug 15, 2024 | Pending |
Array
(
[id] => 20637059
[patent_doc_number] => 12597949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-07
[patent_title] => Hamming code encoding and arranging method and storage device detection method
[patent_app_type] => utility
[patent_app_number] => 18/807215
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18807215
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/807215 | Hamming code encoding and arranging method and storage device detection method | Aug 15, 2024 | Issued |
Array
(
[id] => 19620236
[patent_doc_number] => 20240405916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => ENCODING METHOD AND ENCODING APPARATUS BASED ON SYSTEMATIC POLAR CODE
[patent_app_type] => utility
[patent_app_number] => 18/806876
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20784
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18806876
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/806876 | ENCODING METHOD AND ENCODING APPARATUS BASED ON SYSTEMATIC POLAR CODE | Aug 15, 2024 | Pending |
Array
(
[id] => 20152178
[patent_doc_number] => 20250252016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => MEMORY CONTROLLERS AND STORAGE DEVICES INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/804211
[patent_app_country] => US
[patent_app_date] => 2024-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3541
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18804211
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/804211 | Memory controllers and storage devices including the same | Aug 13, 2024 | Issued |