Array
(
[id] => 14571737
[patent_doc_number] => 20190213475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => REDUCING MACHINE-LEARNING MODEL COMPLEXITY WHILE MAINTAINING ACCURACY TO IMPROVE PROCESSING SPEED
[patent_app_type] => utility
[patent_app_number] => 15/866970
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3759
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866970
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866970 | REDUCING MACHINE-LEARNING MODEL COMPLEXITY WHILE MAINTAINING ACCURACY TO IMPROVE PROCESSING SPEED | Jan 9, 2018 | Abandoned |
Array
(
[id] => 14189685
[patent_doc_number] => 20190114548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => STATIC BLOCK SCHEDULING IN MASSIVELY PARALLEL SOFTWARE DEFINED HARDWARE SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 15/786434
[patent_app_country] => US
[patent_app_date] => 2017-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10338
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15786434
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/786434 | STATIC BLOCK SCHEDULING IN MASSIVELY PARALLEL SOFTWARE DEFINED HARDWARE SYSTEMS | Oct 16, 2017 | Pending |