
David E. Graybill
Examiner (ID: 353, Phone: (571)272-1930 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2812, 2814, 1107, 2822, 3727, 2827, 1763, 2894 |
| Total Applications | 1844 |
| Issued Applications | 1278 |
| Pending Applications | 38 |
| Abandoned Applications | 533 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14920717
[patent_doc_number] => 10431686
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-01
[patent_title] => Integrated circuit (IC) employing a channel structure layout having an active semiconductor channel structure(s) and an isolated neighboring dummy semiconductor channel structure(s) for increased uniformity
[patent_app_type] => utility
[patent_app_number] => 16/126886
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 28
[patent_no_of_words] => 9583
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16126886
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/126886 | Integrated circuit (IC) employing a channel structure layout having an active semiconductor channel structure(s) and an isolated neighboring dummy semiconductor channel structure(s) for increased uniformity | Sep 9, 2018 | Issued |
Array
(
[id] => 14543067
[patent_doc_number] => 20190207155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/127133
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9683
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16127133
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/127133 | Display device and method of manufacturing display device | Sep 9, 2018 | Issued |
Array
(
[id] => 16866030
[patent_doc_number] => 11024785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Light-emitting diode packages
[patent_app_type] => utility
[patent_app_number] => 16/118747
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 12534
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118747 | Light-emitting diode packages | Aug 30, 2018 | Issued |
Array
(
[id] => 16866030
[patent_doc_number] => 11024785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Light-emitting diode packages
[patent_app_type] => utility
[patent_app_number] => 16/118747
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 12534
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118747 | Light-emitting diode packages | Aug 30, 2018 | Issued |
Array
(
[id] => 16866030
[patent_doc_number] => 11024785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Light-emitting diode packages
[patent_app_type] => utility
[patent_app_number] => 16/118747
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 12534
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118747 | Light-emitting diode packages | Aug 30, 2018 | Issued |
Array
(
[id] => 15597699
[patent_doc_number] => 20200075384
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => Carrier Bond and Debond Using Self-Depolymerizing Polymer
[patent_app_type] => utility
[patent_app_number] => 16/119414
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16119414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/119414 | Carrier Bond and Debond Using Self-Depolymerizing Polymer | Aug 30, 2018 | Abandoned |
Array
(
[id] => 16866030
[patent_doc_number] => 11024785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Light-emitting diode packages
[patent_app_type] => utility
[patent_app_number] => 16/118747
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 12534
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118747 | Light-emitting diode packages | Aug 30, 2018 | Issued |
Array
(
[id] => 15519231
[patent_doc_number] => 10566209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Etching method and workpiece processing method
[patent_app_type] => utility
[patent_app_number] => 16/118982
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7123
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118982
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118982 | Etching method and workpiece processing method | Aug 30, 2018 | Issued |
Array
(
[id] => 15597615
[patent_doc_number] => 20200075342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => Surface Treatment for Etch Tuning
[patent_app_type] => utility
[patent_app_number] => 16/118684
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9480
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118684
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118684 | Surface treatment for etch tuning | Aug 30, 2018 | Issued |
Array
(
[id] => 15351737
[patent_doc_number] => 20200013760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => METHODS AND DISPLAY DEVICES FOR MICRO-LED MASS TRANSFER PROCESSES
[patent_app_type] => utility
[patent_app_number] => 16/119204
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16119204
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/119204 | Methods and display devices for micro-LED mass transfer processes | Aug 30, 2018 | Issued |
Array
(
[id] => 17310178
[patent_doc_number] => 11211304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Assembly and method for mounting an electronic component to a substrate
[patent_app_type] => utility
[patent_app_number] => 16/104600
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104600
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104600 | Assembly and method for mounting an electronic component to a substrate | Aug 16, 2018 | Issued |
Array
(
[id] => 15532513
[patent_doc_number] => 20200058562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => SHARED CONTACT TRENCH COMPRISING DUAL SILICIDE LAYERS AND DUAL EPITAXIAL LAYERS FOR SOURCE/DRAIN LAYERS OF NFET AND PFET DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/104422
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104422 | Shared contact trench comprising dual silicide layers and dual epitaxial layers for source/drain layers of NFET and PFET devices | Aug 16, 2018 | Issued |
Array
(
[id] => 16132865
[patent_doc_number] => 10700204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Circuits having a diffusion break with avoided or reduced adjacent semiconductor channel strain relaxation, and related methods
[patent_app_type] => utility
[patent_app_number] => 16/104522
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 12753
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104522
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104522 | Circuits having a diffusion break with avoided or reduced adjacent semiconductor channel strain relaxation, and related methods | Aug 16, 2018 | Issued |
Array
(
[id] => 13963337
[patent_doc_number] => 20190058013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => DISPLAY PANEL AND DISPLAY APPARATUS USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/104631
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9991
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104631
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104631 | Display panel and display apparatus using the same | Aug 16, 2018 | Issued |
Array
(
[id] => 14492161
[patent_doc_number] => 10332881
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-06-25
[patent_title] => Integrating a gate-all-around (GAA) field-effect transistor(s) (FET(S)) and a finFET(s) on a common substrate of a semiconductor die
[patent_app_type] => utility
[patent_app_number] => 16/104544
[patent_app_country] => US
[patent_app_date] => 2018-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 43
[patent_no_of_words] => 13960
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104544
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/104544 | Integrating a gate-all-around (GAA) field-effect transistor(s) (FET(S)) and a finFET(s) on a common substrate of a semiconductor die | Aug 16, 2018 | Issued |
Array
(
[id] => 15822871
[patent_doc_number] => 10636630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Processing chamber and method with thermal control
[patent_app_type] => utility
[patent_app_number] => 16/033707
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7623
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033707
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033707 | Processing chamber and method with thermal control | Jul 11, 2018 | Issued |
Array
(
[id] => 14024559
[patent_doc_number] => 20190074273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/033252
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033252
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033252 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Jul 11, 2018 | Abandoned |
Array
(
[id] => 13832383
[patent_doc_number] => 20190019676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => Mask Scheme For Cut Pattern Flow With Enlarged EPE Window
[patent_app_type] => utility
[patent_app_number] => 16/033889
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033889
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033889 | Mask scheme for cut pattern flow with enlarged EPE window | Jul 11, 2018 | Issued |
Array
(
[id] => 16308607
[patent_doc_number] => 10777413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Interconnects with non-mandrel cuts formed by early block patterning
[patent_app_type] => utility
[patent_app_number] => 16/033714
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 3803
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033714 | Interconnects with non-mandrel cuts formed by early block patterning | Jul 11, 2018 | Issued |
Array
(
[id] => 15370059
[patent_doc_number] => 20200020794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/033256
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5852
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033256
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033256 | Semiconductor device and method of manufacturing the same | Jul 11, 2018 | Issued |