
David E. Graybill
Examiner (ID: 12341, Phone: (571)272-1930 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 3727, 2812, 1107, 2827, 2814, 1763, 2822 |
| Total Applications | 1844 |
| Issued Applications | 1278 |
| Pending Applications | 38 |
| Abandoned Applications | 533 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9922795
[patent_doc_number] => 08980756
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-17
[patent_title] => 'Methods for device fabrication using pitch reduction'
[patent_app_type] => utility
[patent_app_number] => 11/830449
[patent_app_country] => US
[patent_app_date] => 2007-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 10585
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11830449
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/830449 | Methods for device fabrication using pitch reduction | Jul 29, 2007 | Issued |
Array
(
[id] => 5310349
[patent_doc_number] => 20090017630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-15
[patent_title] => 'Methods For Forming Contacts For Dual Stress Liner CMOS Semiconductor Devices'
[patent_app_type] => utility
[patent_app_number] => 11/778039
[patent_app_country] => US
[patent_app_date] => 2007-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5367
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20090017630.pdf
[firstpage_image] =>[orig_patent_app_number] => 11778039
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/778039 | Methods for forming contacts for dual stress liner CMOS semiconductor devices | Jul 13, 2007 | Issued |
Array
(
[id] => 5042562
[patent_doc_number] => 20070261233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Method and system for fabricating a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/822977
[patent_app_country] => US
[patent_app_date] => 2007-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3286
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20070261233.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822977
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822977 | Method and system for fabricating a semiconductor device | Jul 10, 2007 | Abandoned |
Array
(
[id] => 5010916
[patent_doc_number] => 20070281395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'Method and system for fabricating a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/822978
[patent_app_country] => US
[patent_app_date] => 2007-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3286
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0281/20070281395.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822978
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822978 | Method and system for fabricating a semiconductor device | Jul 10, 2007 | Abandoned |
Array
(
[id] => 4477073
[patent_doc_number] => 07906429
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-15
[patent_title] => 'Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof'
[patent_app_type] => utility
[patent_app_number] => 11/825678
[patent_app_country] => US
[patent_app_date] => 2007-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 74
[patent_no_of_words] => 14062
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/906/07906429.pdf
[firstpage_image] =>[orig_patent_app_number] => 11825678
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/825678 | Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof | Jul 8, 2007 | Issued |
Array
(
[id] => 6347753
[patent_doc_number] => 20100248804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'GAME MACHINE, GAME MACHINE CONTROL METHOD, AND INFORMATION STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 12/438495
[patent_app_country] => US
[patent_app_date] => 2007-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10395
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20100248804.pdf
[firstpage_image] =>[orig_patent_app_number] => 12438495
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/438495 | Game machine, game machine control method, and information storage medium | Jul 8, 2007 | Issued |
Array
(
[id] => 4560083
[patent_doc_number] => 07823595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-02
[patent_title] => 'Apparatus for etching substrate and method of fabricating thin-glass substrate'
[patent_app_type] => utility
[patent_app_number] => 11/824739
[patent_app_country] => US
[patent_app_date] => 2007-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10172
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/823/07823595.pdf
[firstpage_image] =>[orig_patent_app_number] => 11824739
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/824739 | Apparatus for etching substrate and method of fabricating thin-glass substrate | Jul 1, 2007 | Issued |
Array
(
[id] => 5222870
[patent_doc_number] => 20070252136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-01
[patent_title] => 'Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices'
[patent_app_type] => utility
[patent_app_number] => 11/824618
[patent_app_country] => US
[patent_app_date] => 2007-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 40072
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0252/20070252136.pdf
[firstpage_image] =>[orig_patent_app_number] => 11824618
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/824618 | Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices | Jul 1, 2007 | Abandoned |
Array
(
[id] => 4569208
[patent_doc_number] => 07858514
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-28
[patent_title] => 'Integrated circuit, intermediate structure and a method of fabricating a semiconductor structure'
[patent_app_type] => utility
[patent_app_number] => 11/771558
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 1658
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/858/07858514.pdf
[firstpage_image] =>[orig_patent_app_number] => 11771558
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/771558 | Integrated circuit, intermediate structure and a method of fabricating a semiconductor structure | Jun 28, 2007 | Issued |
Array
(
[id] => 4813442
[patent_doc_number] => 20080194073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'SELECTIVE ETCHING USING A HARD MASK AND A METHOD FOR FORMING AN ISOLATION STRUCTURE OF A MEMORY DEVICE USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/770689
[patent_app_country] => US
[patent_app_date] => 2007-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3703
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20080194073.pdf
[firstpage_image] =>[orig_patent_app_number] => 11770689
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/770689 | SELECTIVE ETCHING USING A HARD MASK AND A METHOD FOR FORMING AN ISOLATION STRUCTURE OF A MEMORY DEVICE USING THE SAME | Jun 27, 2007 | Abandoned |
Array
(
[id] => 5346236
[patent_doc_number] => 20090001597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-01
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING AN INTERCONNECT ELECTRICALLY CONNECTING A FRONT AND BACKSIDE THEREOF AND A METHOD OF MANUFACTURE THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 11/769209
[patent_app_country] => US
[patent_app_date] => 2007-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20090001597.pdf
[firstpage_image] =>[orig_patent_app_number] => 11769209
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/769209 | SEMICONDUCTOR DEVICE HAVING AN INTERCONNECT ELECTRICALLY CONNECTING A FRONT AND BACKSIDE THEREOF AND A METHOD OF MANUFACTURE THEREFOR | Jun 26, 2007 | Abandoned |
Array
(
[id] => 5247409
[patent_doc_number] => 20070243643
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-18
[patent_title] => 'Circular Test Pads on Scribe Street Area'
[patent_app_type] => utility
[patent_app_number] => 11/767233
[patent_app_country] => US
[patent_app_date] => 2007-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1649
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0243/20070243643.pdf
[firstpage_image] =>[orig_patent_app_number] => 11767233
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/767233 | Circular Test Pads on Scribe Street Area | Jun 21, 2007 | Abandoned |
Array
(
[id] => 9530102
[patent_doc_number] => 08753974
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-17
[patent_title] => 'Charge dissipation of cavities'
[patent_app_type] => utility
[patent_app_number] => 11/765768
[patent_app_country] => US
[patent_app_date] => 2007-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 6714
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11765768
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/765768 | Charge dissipation of cavities | Jun 19, 2007 | Issued |
Array
(
[id] => 5343087
[patent_doc_number] => 20090181737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-16
[patent_title] => 'Video Game Controller'
[patent_app_type] => utility
[patent_app_number] => 12/303113
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3464
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20090181737.pdf
[firstpage_image] =>[orig_patent_app_number] => 12303113
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/303113 | Video game controller | Jun 3, 2007 | Issued |
Array
(
[id] => 4866591
[patent_doc_number] => 20080145650
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'DOUBLE PLASMA UTBOX'
[patent_app_type] => utility
[patent_app_number] => 11/755560
[patent_app_country] => US
[patent_app_date] => 2007-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4379
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20080145650.pdf
[firstpage_image] =>[orig_patent_app_number] => 11755560
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/755560 | DOUBLE PLASMA UTBOX | May 29, 2007 | Abandoned |
Array
(
[id] => 4574226
[patent_doc_number] => 07855147
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-12-21
[patent_title] => 'Methods and apparatus for engineering an interface between a diffusion barrier layer and a seed layer'
[patent_app_type] => utility
[patent_app_number] => 11/807178
[patent_app_country] => US
[patent_app_date] => 2007-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 38
[patent_no_of_words] => 15247
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/855/07855147.pdf
[firstpage_image] =>[orig_patent_app_number] => 11807178
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/807178 | Methods and apparatus for engineering an interface between a diffusion barrier layer and a seed layer | May 23, 2007 | Issued |
Array
(
[id] => 8114477
[patent_doc_number] => 08158450
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-04-17
[patent_title] => 'Barrier films and high throughput manufacturing processes for photovoltaic devices'
[patent_app_type] => utility
[patent_app_number] => 11/746799
[patent_app_country] => US
[patent_app_date] => 2007-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 27
[patent_no_of_words] => 20259
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/158/08158450.pdf
[firstpage_image] =>[orig_patent_app_number] => 11746799
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/746799 | Barrier films and high throughput manufacturing processes for photovoltaic devices | May 9, 2007 | Issued |
Array
(
[id] => 4958986
[patent_doc_number] => 20080273410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'Tungsten digitlines'
[patent_app_type] => utility
[patent_app_number] => 11/800199
[patent_app_country] => US
[patent_app_date] => 2007-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4853
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20080273410.pdf
[firstpage_image] =>[orig_patent_app_number] => 11800199
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/800199 | Tungsten digitlines | May 3, 2007 | Abandoned |
Array
(
[id] => 4770299
[patent_doc_number] => 20080055957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-06
[patent_title] => 'Three-Dimensional Memory Module (3D-MM) Excelling Contemporary Micro-Drive (CMD)'
[patent_app_type] => utility
[patent_app_number] => 11/736781
[patent_app_country] => US
[patent_app_date] => 2007-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4491
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20080055957.pdf
[firstpage_image] =>[orig_patent_app_number] => 11736781
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/736781 | Three-Dimensional Memory Module (3D-MM) Excelling Contemporary Micro-Drive (CMD) | Apr 17, 2007 | Abandoned |
Array
(
[id] => 9496369
[patent_doc_number] => 08735183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'System in package (SIP) with dual laminate interposers'
[patent_app_type] => utility
[patent_app_number] => 11/786610
[patent_app_country] => US
[patent_app_date] => 2007-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2960
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11786610
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/786610 | System in package (SIP) with dual laminate interposers | Apr 11, 2007 | Issued |