David E. Graybill

Array ( [id] => 5149095 [patent_doc_number] => 20070049155 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Encapsulated devices and method of making' [patent_app_type] => utility [patent_app_number] => 11/509837 [patent_app_country] => US [patent_app_date] => 2006-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 10368 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20070049155.pdf [firstpage_image] =>[orig_patent_app_number] => 11509837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5688456 [patent_doc_number] => 20060286771 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-21 [patent_title] => 'Layer transfer technique' [patent_app_type] => utility [patent_app_number] => 11/509147 [patent_app_country] => US [patent_app_date] => 2006-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2079 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0286/20060286771.pdf [firstpage_image] =>[orig_patent_app_number] => 11509147 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8398045 [patent_doc_number] => 08268405 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-18 [patent_title] => 'Controlled decoration of carbon nanotubes with aerosol nanoparticles' [patent_app_type] => utility [patent_app_number] => 11/508687 [patent_app_country] => US [patent_app_date] => 2006-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3143 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11508687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 32375 [patent_doc_number] => 07790486 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-07 [patent_title] => 'Light emitting device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/506837 [patent_app_country] => US [patent_app_date] => 2006-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 4411 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/790/07790486.pdf [firstpage_image] =>[orig_patent_app_number] => 11506837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4999930 [patent_doc_number] => 20070042564 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-22 [patent_title] => 'Semiconductor including STI and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/505727 [patent_app_country] => US [patent_app_date] => 2006-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2964 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20070042564.pdf [firstpage_image] =>[orig_patent_app_number] => 11505727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5889124 [patent_doc_number] => 20060275961 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-07 [patent_title] => 'Strained silicon CMOS on hybrid crystal orientations' [patent_app_type] => utility [patent_app_number] => 11/492271 [patent_app_country] => US [patent_app_date] => 2006-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 9417 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20060275961.pdf [firstpage_image] =>[orig_patent_app_number] => 11492271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5604352 [patent_doc_number] => 20060265868 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'Inter-metal dielectric fill' [patent_app_type] => utility [patent_app_number] => 11/487027 [patent_app_country] => US [patent_app_date] => 2006-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3691 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20060265868.pdf [firstpage_image] =>[orig_patent_app_number] => 11487027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5834888 [patent_doc_number] => 20060246719 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-02 [patent_title] => 'INTER-METAL DIELECTRIC FILL' [patent_app_type] => utility [patent_app_number] => 11/457723 [patent_app_country] => US [patent_app_date] => 2006-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3691 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20060246719.pdf [firstpage_image] =>[orig_patent_app_number] => 11457723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5605678 [patent_doc_number] => 20060267194 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'Integrated circuit package with air gap' [patent_app_type] => utility [patent_app_number] => 11/486557 [patent_app_country] => US [patent_app_date] => 2006-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 15122 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20060267194.pdf [firstpage_image] =>[orig_patent_app_number] => 11486557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5917714 [patent_doc_number] => 20060238187 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'PACKAGING OF ELECTRONIC CHIPS WITH AIR-BRIDGE STRUCTURES' [patent_app_type] => utility [patent_app_number] => 11/457105 [patent_app_country] => US [patent_app_date] => 2006-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3523 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20060238187.pdf [firstpage_image] =>[orig_patent_app_number] => 11457105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5605668 [patent_doc_number] => 20060267184 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'Varied-thickness heat sink for integrated circuit (IC) package' [patent_app_type] => utility [patent_app_number] => 11/482668 [patent_app_country] => US [patent_app_date] => 2006-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5192 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20060267184.pdf [firstpage_image] =>[orig_patent_app_number] => 11482668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4797524 [patent_doc_number] => 20080009110 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-10 [patent_title] => 'METAL-OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/309167 [patent_app_country] => US [patent_app_date] => 2006-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6392 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20080009110.pdf [firstpage_image] =>[orig_patent_app_number] => 11309167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8933060 [patent_doc_number] => 08492762 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-23 [patent_title] => 'Electrical interface for a sensor array' [patent_app_type] => utility [patent_app_number] => 11/426617 [patent_app_country] => US [patent_app_date] => 2006-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3689 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11426617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5602386 [patent_doc_number] => 20060292731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'CMOS image sensor and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/474399 [patent_app_country] => US [patent_app_date] => 2006-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3061 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0292/20060292731.pdf [firstpage_image] =>[orig_patent_app_number] => 11474399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5750970 [patent_doc_number] => 20060220119 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'STRAINED-CHANNEL SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/423457 [patent_app_country] => US [patent_app_date] => 2006-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 11279 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20060220119.pdf [firstpage_image] =>[orig_patent_app_number] => 11423457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9523941 [patent_doc_number] => 08748204 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-06-10 [patent_title] => 'Structure and method for III-nitride device isolation' [patent_app_type] => utility [patent_app_number] => 11/437055 [patent_app_country] => US [patent_app_date] => 2006-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 3976 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11437055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5785499 [patent_doc_number] => 20060205100 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-14 [patent_title] => 'Method and apparatus for cleaning and sealing display packages' [patent_app_type] => utility [patent_app_number] => 11/433170 [patent_app_country] => US [patent_app_date] => 2006-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3442 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20060205100.pdf [firstpage_image] =>[orig_patent_app_number] => 11433170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 571013 [patent_doc_number] => 07466021 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-16 [patent_title] => 'Memory packages having stair step interconnection layers' [patent_app_type] => utility [patent_app_number] => 11/381357 [patent_app_country] => US [patent_app_date] => 2006-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5735 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 339 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/466/07466021.pdf [firstpage_image] =>[orig_patent_app_number] => 11381357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5675552 [patent_doc_number] => 20060180907 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectonic devices' [patent_app_type] => utility [patent_app_number] => 11/401514 [patent_app_country] => US [patent_app_date] => 2006-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4807 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20060180907.pdf [firstpage_image] =>[orig_patent_app_number] => 11401514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5754108 [patent_doc_number] => 20060223257 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Method Of Fabricating Isolated Semiconductor Devices In Epi-Less Substrate' [patent_app_type] => utility [patent_app_number] => 11/278771 [patent_app_country] => US [patent_app_date] => 2006-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 68 [patent_figures_cnt] => 68 [patent_no_of_words] => 14862 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20060223257.pdf [firstpage_image] =>[orig_patent_app_number] => 11278771 [rel_patent_id] =>[rel_patent_doc_number] =>)