David E. Graybill

Array ( [id] => 5141863 [patent_doc_number] => 20070004079 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Method for making contact through via contact to an offset contactor inside a cap for the wafer level packaging of FBAR chips' [patent_app_type] => utility [patent_app_number] => 11/173367 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1760 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20070004079.pdf [firstpage_image] =>[orig_patent_app_number] => 11173367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5141937 [patent_doc_number] => 20070004153 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Method for producing charge-trapping memory cell arrays' [patent_app_type] => utility [patent_app_number] => 11/170187 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1454 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20070004153.pdf [firstpage_image] =>[orig_patent_app_number] => 11170187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4464209 [patent_doc_number] => 07935616 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-03 [patent_title] => 'Dynamic p-n junction growth' [patent_app_type] => utility [patent_app_number] => 11/165847 [patent_app_country] => US [patent_app_date] => 2005-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5552 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/935/07935616.pdf [firstpage_image] =>[orig_patent_app_number] => 11165847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5688482 [patent_doc_number] => 20060286797 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-21 [patent_title] => 'Grain boundary blocking for stress migration and electromigration improvement in CU interconnects' [patent_app_type] => utility [patent_app_number] => 11/153747 [patent_app_country] => US [patent_app_date] => 2005-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4279 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0286/20060286797.pdf [firstpage_image] =>[orig_patent_app_number] => 11153747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5611757 [patent_doc_number] => 20060113683 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-01 [patent_title] => 'Doped alloys for electrical interconnects, methods of production and uses thereof' [patent_app_type] => utility [patent_app_number] => 11/147958 [patent_app_country] => US [patent_app_date] => 2005-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9379 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20060113683.pdf [firstpage_image] =>[orig_patent_app_number] => 11147958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 394322 [patent_doc_number] => 07298021 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-20 [patent_title] => 'Electronic device and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/142300 [patent_app_country] => US [patent_app_date] => 2005-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 26 [patent_no_of_words] => 5208 [patent_no_of_claims] => 75 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/298/07298021.pdf [firstpage_image] =>[orig_patent_app_number] => 11142300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7016478 [patent_doc_number] => 20050218495 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-06 [patent_title] => 'Microelectronic assembly having encapsulated wire bonding leads' [patent_app_type] => utility [patent_app_number] => 11/142761 [patent_app_country] => US [patent_app_date] => 2005-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 20515 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20050218495.pdf [firstpage_image] =>[orig_patent_app_number] => 11142761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5608590 [patent_doc_number] => 20060270106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'System and method for polymer encapsulated solder lid attach' [patent_app_type] => utility [patent_app_number] => 11/140767 [patent_app_country] => US [patent_app_date] => 2005-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5098 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0270/20060270106.pdf [firstpage_image] =>[orig_patent_app_number] => 11140767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7111304 [patent_doc_number] => 20050208760 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'Interconnects with a dielectric sealant layer' [patent_app_type] => utility [patent_app_number] => 11/138339 [patent_app_country] => US [patent_app_date] => 2005-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3627 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0208/20050208760.pdf [firstpage_image] =>[orig_patent_app_number] => 11138339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5768052 [patent_doc_number] => 20060019454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-26 [patent_title] => 'Method for making a semiconductor device comprising a superlattice dielectric interface layer' [patent_app_type] => utility [patent_app_number] => 11/136747 [patent_app_country] => US [patent_app_date] => 2005-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6094 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20060019454.pdf [firstpage_image] =>[orig_patent_app_number] => 11136747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7185446 [patent_doc_number] => 20050191788 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-01 [patent_title] => 'Low cost magnetic brakes and motion control devices manufactured from conductive loaded resin-based materials' [patent_app_type] => utility [patent_app_number] => 11/121667 [patent_app_country] => US [patent_app_date] => 2005-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7738 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20050191788.pdf [firstpage_image] =>[orig_patent_app_number] => 11121667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5422521 [patent_doc_number] => 20090148976 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'Method for fabricating semiconductor epitaxial layers using metal islands' [patent_app_type] => utility [patent_app_number] => 11/587500 [patent_app_country] => US [patent_app_date] => 2005-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4016 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20090148976.pdf [firstpage_image] =>[orig_patent_app_number] => 11587500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5854496 [patent_doc_number] => 20060226429 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-12 [patent_title] => 'Method and apparatus for directional organic light emitting diodes' [patent_app_type] => utility [patent_app_number] => 11/102076 [patent_app_country] => US [patent_app_date] => 2005-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1972 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0226/20060226429.pdf [firstpage_image] =>[orig_patent_app_number] => 11102076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 499842 [patent_doc_number] => 07208828 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-24 [patent_title] => 'Semiconductor package with wire bonded stacked dice and multi-layer metal bumps' [patent_app_type] => utility [patent_app_number] => 11/101626 [patent_app_country] => US [patent_app_date] => 2005-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 24 [patent_no_of_words] => 7416 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/208/07208828.pdf [firstpage_image] =>[orig_patent_app_number] => 11101626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6941489 [patent_doc_number] => 20050193537 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Modular semiconductor workpiece processing tool' [patent_app_type] => utility [patent_app_number] => 11/101834 [patent_app_country] => US [patent_app_date] => 2005-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 47 [patent_no_of_words] => 26355 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20050193537.pdf [firstpage_image] =>[orig_patent_app_number] => 11101834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 899924 [patent_doc_number] => 07338882 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-04 [patent_title] => 'Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same' [patent_app_type] => utility [patent_app_number] => 11/084033 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 21 [patent_no_of_words] => 5462 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/338/07338882.pdf [firstpage_image] =>[orig_patent_app_number] => 11084033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7183498 [patent_doc_number] => 20050161814 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus' [patent_app_type] => utility [patent_app_number] => 11/083926 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 11359 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20050161814.pdf [firstpage_image] =>[orig_patent_app_number] => 11083926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7197490 [patent_doc_number] => 20050164529 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'High-power LGA socket' [patent_app_type] => utility [patent_app_number] => 11/085289 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4610 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20050164529.pdf [firstpage_image] =>[orig_patent_app_number] => 11085289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6941894 [patent_doc_number] => 20050193942 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Method for making substrate wafers for low-defect semiconductor components, obtained thereby and uses thereof' [patent_app_type] => utility [patent_app_number] => 11/069117 [patent_app_country] => US [patent_app_date] => 2005-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4418 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20050193942.pdf [firstpage_image] =>[orig_patent_app_number] => 11069117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7073727 [patent_doc_number] => 20050146994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Storage medium and manufacture thereof' [patent_app_type] => utility [patent_app_number] => 11/067082 [patent_app_country] => US [patent_app_date] => 2005-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4603 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146994.pdf [firstpage_image] =>[orig_patent_app_number] => 11067082 [rel_patent_id] =>[rel_patent_doc_number] =>)