David E. Graybill

Array ( [id] => 5738647 [patent_doc_number] => 20060009038 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Processing for overcoming extreme topography' [patent_app_type] => utility [patent_app_number] => 10/889437 [patent_app_country] => US [patent_app_date] => 2004-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3514 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20060009038.pdf [firstpage_image] =>[orig_patent_app_number] => 10889437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7022575 [patent_doc_number] => 20050016969 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-27 [patent_title] => 'Laser-irradiated metallized electroceramic' [patent_app_type] => utility [patent_app_number] => 10/885877 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6292 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20050016969.pdf [firstpage_image] =>[orig_patent_app_number] => 10885877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 534110 [patent_doc_number] => 07172930 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-06 [patent_title] => 'Strained silicon-on-insulator by anodization of a buried p+ silicon germanium layer' [patent_app_type] => utility [patent_app_number] => 10/883887 [patent_app_country] => US [patent_app_date] => 2004-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3922 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/172/07172930.pdf [firstpage_image] =>[orig_patent_app_number] => 10883887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 432256 [patent_doc_number] => 07265029 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-04 [patent_title] => 'Fabrication of substrates with a useful layer of monocrystalline semiconductor material' [patent_app_type] => utility [patent_app_number] => 10/883437 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 4835 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/265/07265029.pdf [firstpage_image] =>[orig_patent_app_number] => 10883437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7061213 [patent_doc_number] => 20050003574 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Method of creating a high performance organic semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/884317 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7995 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20050003574.pdf [firstpage_image] =>[orig_patent_app_number] => 10884317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1022563 [patent_doc_number] => 06888229 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-03 [patent_title] => 'Connection components with frangible leads and bus' [patent_app_type] => utility [patent_app_number] => 10/872105 [patent_app_country] => US [patent_app_date] => 2004-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 38 [patent_no_of_words] => 15116 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/888/06888229.pdf [firstpage_image] =>[orig_patent_app_number] => 10872105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 766202 [patent_doc_number] => 07008820 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-07 [patent_title] => 'Chip scale package with open substrate' [patent_app_type] => utility [patent_app_number] => 10/866561 [patent_app_country] => US [patent_app_date] => 2004-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 3300 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/008/07008820.pdf [firstpage_image] =>[orig_patent_app_number] => 10866561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7349209 [patent_doc_number] => 20040248401 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Method for forming buried wiring and semiconductor device' [patent_app_type] => new [patent_app_number] => 10/859217 [patent_app_country] => US [patent_app_date] => 2004-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8431 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0248/20040248401.pdf [firstpage_image] =>[orig_patent_app_number] => 10859217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7375860 [patent_doc_number] => 20040219763 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices' [patent_app_type] => new [patent_app_number] => 10/855032 [patent_app_country] => US [patent_app_date] => 2004-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6403 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0219/20040219763.pdf [firstpage_image] =>[orig_patent_app_number] => 10855032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7429317 [patent_doc_number] => 20040209453 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'Integrated electronic device having flip-chip connection with circuit board and fabrication method thereof' [patent_app_type] => new [patent_app_number] => 10/847614 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3655 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0209/20040209453.pdf [firstpage_image] =>[orig_patent_app_number] => 10847614 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 721194 [patent_doc_number] => 07044461 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-16 [patent_title] => 'Method and apparatus for adjustably induced biaxial strain' [patent_app_type] => utility [patent_app_number] => 10/837027 [patent_app_country] => US [patent_app_date] => 2004-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 8515 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/044/07044461.pdf [firstpage_image] =>[orig_patent_app_number] => 10837027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7729357 [patent_doc_number] => 08101459 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-24 [patent_title] => 'Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween' [patent_app_type] => utility [patent_app_number] => 10/834651 [patent_app_country] => US [patent_app_date] => 2004-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 18 [patent_no_of_words] => 6015 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/101/08101459.pdf [firstpage_image] =>[orig_patent_app_number] => 10834651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7184311 [patent_doc_number] => 20040203244 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-14 [patent_title] => 'Electronic component and fabricating method' [patent_app_type] => new [patent_app_number] => 10/834707 [patent_app_country] => US [patent_app_date] => 2004-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4850 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0203/20040203244.pdf [firstpage_image] =>[orig_patent_app_number] => 10834707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6952299 [patent_doc_number] => 20050227394 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Method for forming die protecting layer' [patent_app_type] => utility [patent_app_number] => 10/818156 [patent_app_country] => US [patent_app_date] => 2004-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1473 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20050227394.pdf [firstpage_image] =>[orig_patent_app_number] => 10818156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7442566 [patent_doc_number] => 20040185612 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Semiconductor device and process of production of same' [patent_app_type] => new [patent_app_number] => 10/816307 [patent_app_country] => US [patent_app_date] => 2004-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 13787 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20040185612.pdf [firstpage_image] =>[orig_patent_app_number] => 10816307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 946820 [patent_doc_number] => 06965154 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-15 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/810813 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 37 [patent_no_of_words] => 6538 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/965/06965154.pdf [firstpage_image] =>[orig_patent_app_number] => 10810813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7219038 [patent_doc_number] => 20040155187 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-12 [patent_title] => 'FAST VARIABLE GAIN DETECTOR SYSTEM AND METHOD OF CONTROLLING THE SAME' [patent_app_type] => new [patent_app_number] => 10/476908 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2555 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20040155187.pdf [firstpage_image] =>[orig_patent_app_number] => 10476908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 742735 [patent_doc_number] => 07030431 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-18 [patent_title] => 'Metal gate with composite film stack' [patent_app_type] => utility [patent_app_number] => 10/708708 [patent_app_country] => US [patent_app_date] => 2004-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2273 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/030/07030431.pdf [firstpage_image] =>[orig_patent_app_number] => 10708708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7421341 [patent_doc_number] => 20040183195 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => '[UNDER BUMP METALLURGY LAYER]' [patent_app_type] => new [patent_app_number] => 10/708664 [patent_app_country] => US [patent_app_date] => 2004-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2440 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20040183195.pdf [firstpage_image] =>[orig_patent_app_number] => 10708664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7293323 [patent_doc_number] => 20040212965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Electronic circuit apparatus and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/801697 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4360 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20040212965.pdf [firstpage_image] =>[orig_patent_app_number] => 10801697 [rel_patent_id] =>[rel_patent_doc_number] =>)